

Syntheselog III

— 82.9 —

Bouwboek MASTER

3 x potol


13 x 7 p hle

Synthe-log III


— 82.9 —

verbeterde versie

4 exemplaren.




5 4



5 4

LF 353

A.




— = nep niet op print beschikbaar

LF 353

B.

AS ← LFO.




pin to pin

= XR 4558

= 2x 741

XR 5532



pin to pin

= TL082

~~TL083~~

Kobek-up Free

is er met bij

- inbouwdoos
- een "x" aantal schakelkasten
- jacks en pluggen
- waartoe enige \square 1k byhooren
- transformator

behooft tot het bouw pakket

- 1 led

- \square log
- | | |
|----------------|----|
| 470 k Ω | 6X |
| 220 k Ω | 2X |
| 47 | 2X |
| 1M | 4X |

- ~~range-pot~~ 2x 6 standen draaischak.

- mini-speakerje 0.1W 8 Ω

- ic

- 5N 70477 N
- CA ~~3140~~
- LM 380N
- NE 556 N
- SN 7493 N
- 7805 C
- LM 317


- dioden 5x BY127

- regelbare \square 4k7 Trimpot.

- \square
- | | |
|-------|----|
| 220 k | 2X |
| 47k | 5X |
| 680k | 1X |
| 3k3 | 6X |
| 3k9 | 1X |
| 4k7 | 2X |
| 10k | 1X |
| 2k7 | 1X |
| 39k | 1X |
| 22k | 1X |
| 470 | 3X |
| 120 | 1X |
| 1k | 2X |


- \square
- | | |
|------------|----|
| 4700 μ | 1X |
| 470 μ | 2X |
| 1000 μ | 1X |
| 40 μ | 3X |
| 1 μ | 2X |
| 100 n | 4X |
| 10 n | 1X |
| 1 n | 4X |
| 500 pF | 1X |
| 4,7 μ | 3X |
| 3,3 μ | 2X |
| 22 n | 1X |
| 4n7 | 1X |
| 0,08 μ | 1X |

12V



100


LM317
KV
000




000

2x
gwoon



haul
Kontrast
||



LM124
 224
 324
 124A
 224A
 324A
 LM2902



TTL-Driving!



LFO



VCO



Noise




A/D

LM 324

3140

LM 310

unity gain op-amp



TL081 =


LF351

21x.

pin to pin good
use 741

LF 353


koperzijde print



1M.

Voorout weeg

LM317
KX
000





000

2x
gwoon

hard
contrast

Exp. In (1) Exp. In (2) Exp. Out




Amalop controls. Digital.

32 pins


Synthesizer ^{III} V82.9.

- 2 BCD - sequences.






(4 x 741) 1 IC.

2 x 7413.






gebruikelijke mogelijkheden:




analog naar VCO
 - Hold
 - AD


(signal hogehouping of vasten over de condensator)





schema : 2 x






L

2x

moon



Decade, Divide by 12, and Binary Counters

General Description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 90A, L90, and LS90, divide-by-six for the 92A and LS92, and divide-by-eight for the 93A, L93, and LS93.

All of these counters have a gated zero reset and the 90A, L90, and LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.


To use their maximum count length (decade, divide-by-twelve, or four-bit binary), the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be

obtained from the 90A, L90, or LS90 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A.


Features

TYPE	TYPICAL POWER DISSIPATION	COUNT FREQUENCY
90A	145 mW	42 MHz
L90	20 mW	11 MHz
LS90	45 mW	42 MHz
92A, 93A	130 mW	42 MHz
LS92, LS93	45 mW	42 MHz
L93	16 mW	15 MHz


Connection Diagrams




5490A/7490A(J), (N), (W);
54L90/74L90(J), (N), (W);
54LS90/74LS90(J), (N), (W)



5492A/7492A(J), (N), (W);
54LS92/74LS92(J), (N), (W)



5493A/7493A(J), (N), (W);
54LS93/74LS93(J), (N), (W)



54L93/74L93(J), (N), (W)

PARAMETER	DM54/74		DM54L/74L		DM54LS/74LS	
	MIN	TYP(1)	MAX	MIN	TYP(1)	MAX
CONDITIONS	90A, 92A, 93A		L90, L93		LS90, LS92, LS93	
	2	0.8	0.8	2	0.7	0.8
PARAMETER	DM54		DM74		DM54LS/74LS	
	V _{IH} High Level Input Voltage	0.8	0.8	2	0.7	0.8
V _{IL} Low Level Input Voltage	0.8	0.8	0.8	2	0.7	0.8
UNITS	V		V		V	

241

Switching Characteristics $V_{CC} = 5V, T_A = 25^\circ C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	DM54/74			DM54L/74L			UNITS	
				90A, LS90	92A, LS92	93A, LS93	L90	L93			
f_{max}	A	O_A		MIN	TYP	MAX	MIN	TYP	MAX	MHz	
Maximum Count Frequency	B	O_B		32	42	32	42	6	11		6
t_{PLH}	A	O_A		10	16	10	16				
Propagation Delay Time, Low-to-High Level Output				12	18	12	18				
t_{PHL}	A	O_A		32	48	32	48				
Propagation Delay Time, High-to-Low Level Output				34	50	34	50	175	300	210	400
t_{PLH}	B	O_B		10	16	10	16				
Propagation Delay Time, Low-to-High Level Output				14	21	14	21				
t_{PHL}	B	O_B		21	32	21	32				
Propagation Delay Time, High-to-Low Level Output				23	35	23	35				
t_{PLH}	Set-to-0	Any		21	32	21	32				
Propagation Delay Time, High-to-Low Level Output				23	35	23	35				
t_{PHL}	Set-to-9	O_A, O_B		26	40	26	40				
Propagation Delay Time, Low-to-High Level Output				20	30	20	30				
t_{PHL}	Set-to-9	O_B, O_C		26	40	26	40				
Propagation Delay Time, High-to-Low Level Output				26	40	26	40				
t_w	A Input			15		15					
	B Input			30		30					
	Reset Input			15		15					
t_{SETUP}	Reset Inactive State Setup Time			25		25					

Notes

- (1) All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.
- (2) Not more than one output should be shorted at a time, and for DM54LS74LS duration of short circuit should not exceed one second.
- (3) O_A outputs are tested at $I_{OL} = \text{max plus the limit value for } I_{IL}$ for the B input. This permits driving the B input while maintaining full fan-out capability.
- (4) I_{CC} is measured with all outputs open, both Fig inputs grounded following recommended connections.

24164

used in sequential mini-synthe

MSI DM54/DM7490A, L90, LS90, 92A, LS92, 93A, L93, LS93

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	CONDITIONS	DM54/74 90A, 92A, 93A		DM54L/74L L90, L93		DM54LS/74LS LS90, LS92, LS93		UNITS	
		MIN	TYP(1)	MAX	MIN	TYP(1)	MAX		MIN
V_{IH} High Level Input Voltage		2		0.8		0.7			V
V_{IL} Low Level Input Voltage				0.8		0.7			V
V_I Input Clamp Voltage	$V_{CC} = \text{Min}$			-1.5		N/A			V
	$I_I = -12 \text{ mA}$ $I_I = -18 \text{ mA}$					N/A			V
I_{OH} High Level Output Current				-800		-200			μA
V_{OH} High Level Output Voltage	$V_{CC} = \text{Min}, V_{IH} = 2\text{V}$	2.4	3.4		2.4		2.5	3.4	V
	$V_{IL} = \text{Max}, I_{OH} = \text{Max}$	2.4	3.4		2.4		2.7	3.4	V
I_{OL} Low Level Output Current				16		2		4	mA
				16		3.6		8	mA
V_{OL} Low Level Output Voltage	$V_{CC} = \text{Min}$			0.2	0.4	0.15	0.3	0.25	0.4
	$V_{IH} = 2\text{V}$			0.2	0.4	0.2	0.4	0.35	0.5
	$V_{IL} = \text{Max}$							0.25	0.4
I_I Input Current at Maximum Input Voltage	Any Reset			1		0.1			
	A Input			1		0.2		0.1	mA
	B Input					0.4		0.4	mA
	Others			1		0.2		0.8	mA
I_{IH} High Level Input Current				40		10		20	μA
				80		20		120	μA
				80		20		40	μA
I_{IL} Low Level Input Current				120		40		80	μA
				-1.6		-0.18		-0.4	mA
				-3.2		-0.36		-2.4	mA
I_{OS} Short Circuit Output Current				-3.2		-0.36		-1.6	mA
				-4.8		-0.72		-3.2	mA
				-20		-3		-130	mA
I_{CC} Supply Current				-18		-3		-130	mA
				29		42		15	mA
				26		39		9	mA

2A, LS92, 93A, L93, LS93

Parameter	90	90	90	90	90	90	90
Propagation Delay Time, High-to-Low Level Output							
Pulse Width	15	30	15	30	15	30	15
Reset Inactive State Setup Time	25	25	25	25	25	25	25

- Notes:**
- (1) All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
 - (2) Not more than one output should be shorted at a time, and for DM54LS74LS duration of short circuit should not exceed one second.
 - (3) Q_A outputs are tested at $I_{OL} = \text{max}$ plus the limit value for I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.
 - (4) I_{CC} is measured with all outputs open, both R_0 inputs grounded following momentary connection to 4.5V and all other inputs grounded.



DM54/DM7490A, L90, LS90, 92A, LS92, 93A, L93, LS93

Truth Tables

90A, L90, LS90
BCD COUNT SEQUENCE
(See Note A)

COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

90A, L90, LS90
BI-QUINARY (5-2)
(See Note B)

COUNT	OUTPUT			
	Q_A	Q_D	Q_C	Q_B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

92A, LS92
COUNT SEQUENCE
(See Note C)

COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

93A, L93, LS93
COUNT SEQUENCE
(See Note C)

COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

90A, L90, LS90
RESET/COUNT TRUTH TABLE




RESET INPUTS				OUTPUT			
R0(1)	R0(2)	R9(1)	R9(2)	Q_D	Q_C	Q_B	Q_A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

92A, LS92, 93A, L93, LS93
RESET/COUNT TRUTH TABLE

RESET INPUTS		OUTPUT			
R0(1)	R0(2)	Q_D	Q_C	Q_B	Q_A
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			

- Notes:**
- Output Q_A is connected to input B for BCD count.
 - Output Q_D is connected to input A for bi-quinary count.
 - Output Q_A is connected to input B.
 - H = High Level, L = Low Level, X = Don't Care.

Logic Diagrams



The J and K inputs shown without connection are for reference only and are functionally at a high level.

XR-555

Timing Circuit

GENERAL DESCRIPTION

The XR-555 monolithic timing circuit is a highly stable controller capable of producing accurate timing pulses. It is a direct, pin-for-pin replacement for the SE/NE 555 timer. The circuit contains independent control terminals for triggering or resetting if desired, as shown in the functional block diagram of Figure 1.

In the monostable mode of operation, the time delay is controlled by one external resistor and one capacitor. For astable operation as an oscillator, the free-running frequency and the duty cycle are accurately controlled with two external resistors and one capacitor (as shown in Figure 2).

The XR-555 may be triggered or reset on falling waveforms. Its output can source or sink up to 200 mA or drive TTL circuits.

FEATURES

- Direct Replacement for SE/NE 555
- Timing from Microseconds Thru Hours
- Operates in Both Monostable and Astable Modes
- High Current Drive Capability (200 mA)
- TTL and DTL Compatible Outputs
- Adjustable Duty Cycle
- Temperature Stability of 0.005%/°C

ABSOLUTE MAXIMUM RATINGS

Power Supply	18 volts
Power Dissipation (package limitation)	
Ceramic Package	385 mW
Plastic Package	300 mW
Derate above +25°C	2.5 mW/°C
Storage Temperature	-65°C to +125°C


APPLICATIONS

- | | |
|-------------------|---------------------------|
| Precision Timing | Missing Pulse Detection |
| Pulse Generation | Pulse-Width Modulation |
| Sequential Timing | Frequency Division |
| Pulse Shaping | Pulse-Position Modulation |
| Clock Generation | Appliance Timing |


AVAILABLE TYPES

Part Number	Package	Operating Temperature
XR-555M	Ceramic	-55°C to +125°C
XR-555CM	Ceramic	0°C to +75°C
XR-555CP	Plastic	0°C to +75°C

EQUIVALENT SCHEMATIC DIAGRAM



FUNCTIONAL BLOCK DIAGRAM



XR-556

Dual Timer

GENERAL DESCRIPTION

The XR-556 dual timing circuit contains two independent 555-type timers on a single monolithic chip. It is a direct, pin-for-pin replacement for the SE/NE 556 dual timer. Each timer section is a highly stable controller capable of producing accurate time delays or oscillations. Independent output and control terminals are provided for each section as shown in the functional block diagram.

In the monostable mode of operation, the time delay for each section is precisely controlled by one external resistor and one capacitor. For astable operation as an oscillator, the free-running frequency and the duty cycle of each section are accurately controlled with two external resistors and one capacitor.

The XR-556 may be triggered or reset on falling waveforms. Each output can source or sink up to 150 mA or drive TTL circuits. The matching and temperature tracking characteristics between each timer section of the XR-556 are superior to those available from two separate timer packages.

FEATURES

- Direct Replacement for SE/NE 556
- Replaces Two 555-Type Timers
- TTL Compatible Pinouts
- Timing from Microseconds Thru Hours
- Excellent Matching Between Timer Sections
- Operates in Both Monostable and Astable Modes
- High Current Drive Capability (150 mA each output)
- TTL and DTL Compatible Outputs
- Adjustable Duty Cycle
- Temperature Stability of 0.005%/°C

ABSOLUTE MAXIMUM RATINGS

Power Supply	18V
Power Dissipation	
Ceramic Dual-In-Line	750 mW
Derate above $T_A = 25^\circ\text{C}$	6 mW/°C
Plastic Dual-In-Line	625 mW
Derate above $T_A = 25^\circ\text{C}$	5 mW/°C
Storage Temperature Range	-65°C to +150°C


APPLICATIONS

- | | |
|--------------------------|---------------------------|
| Precision Timing | Missing Pulse Detection |
| Pulse Generation | Pulse-Width Modulation |
| Sequential Timing | Frequency Division |
| Pulse Shaping | Clock Synchronization |
| Time Delay Generation | Pulse-Position Modulation |
| Clock Pattern Generation | Appliance Timing |


AVAILABLE TYPES

Part Number	Package	Operating Temperature
XR-556M	Ceramic	-55°C to +125°C
XR-556CN	Ceramic	0°C to +75°C
XR-556CP	Plastic	0°C to +75°C

EQUIVALENT SCHEMATIC DIAGRAM








FUNCTIONAL BLOCK DIAGRAM



SYNTHE LOG

VOOR JOSÉ VAN DEN BROUCKE

FRONTPLAAT




Syntheleg III

82 / 3

5 exemplaren : verkodit, boewpakketten

SYNTHELOG III

6.3.



XR-555

Timing Circuit

GENERAL DESCRIPTION

The XR-555 monolithic timing circuit is a highly stable controller capable of producing accurate timing pulses. It is a direct, pin-for-pin replacement for the SE/NE 555 timer. The circuit contains independent control terminals for triggering or resetting if desired, as shown in the functional block diagram of Figure 1.

In the monostable mode of operation, the time delay is controlled by one external resistor and one capacitor. For astable operation as an oscillator, the free-running frequency and the duty cycle are accurately controlled with two external resistors and one capacitor (as shown in Figure 2).

The XR-555 may be triggered or reset on falling waveforms. Its output can source or sink up to 200 mA or drive TTL circuits.

FEATURES

- Direct Replacement for SE/NE 555
- Timing from Microseconds Thru Hours
- Operates in Both Monostable and Astable Modes
- High Current Drive Capability (200 mA)
- TTL and DTL Compatible Outputs
- Adjustable Duty Cycle
- Temperature Stability of 0.005%/°C

ABSOLUTE MAXIMUM RATINGS

Power Supply	18 volts
Power Dissipation (package limitation)	
Ceramic Package	385 mW
Plastic Package	300 mW
Derate above +25°C	2.5 mW/°C
Storage Temperature	-65°C to +125°C


APPLICATIONS

- | | |
|-------------------|---------------------------|
| Precision Timing | Missing Pulse Detection |
| Pulse Generation | Pulse-Width Modulation |
| Sequential Timing | Frequency Division |
| Pulse Shaping | Pulse-Position Modulation |
| Clock Generation | Appliance Timing |


AVAILABLE TYPES

Part Number	Package	Operating Temperature
XR-555M	Ceramic	-55°C to +125°C
XR-555CM	Ceramic	0°C to +75°C
XR-555CP	Plastic	0°C to +75°C

EQUIVALENT SCHEMATIC DIAGRAM



FUNCTIONAL BLOCK DIAGRAM





DM54/DM7490A, L90, LS90, 92A, LS92, 93A, L93, LS93

Decade, Divide by 12, and Binary Counters

General Description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 90A, L90, and LS90, divide-by-six for the 92A and LS92, and divide-by-eight for the 93A, L93, and LS93.

All of these counters have a gated zero reset and the 90A, L90, and LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.


To use their maximum count length (decade, divide-by-twelve, or four-bit binary), the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be

obtained from the 90A, L90, or LS90 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .


Features

TYPE	TYPICAL POWER DISSIPATION	COUNT FREQUENCY
90A	145 mW	42 MHz
L90	20 mW	11 MHz
LS90	45 mW	42 MHz
92A, 93A	130 mW	42 MHz
LS92, LS93	45 mW	42 MHz
L93	16 mW	15 MHz


Connection Diagrams




5490A/7490A(J), (N), (W);
54L90/74L90(J), (N), (W);
54LS90/74LS90(J), (N), (W)



5492A/7492A(J), (N), (W);
54LS92/74LS92(J), (N), (W)



5493A/7493A(J), (N), (W);
54LS93/74LS93(J), (N), (W)




54L93/74L93(J), (N), (W)




Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	CONDITIONS	DM54/74LS		DM54/74L		DM54/74LS		UNITS
		MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	
V _{IH} High Level Input Voltage		2						V
V _{IL} Low Level Input Voltage								V
	DM54		0.8				0.7	
	DM74		0.8				0.8	



200

LM317
KV
200



STICHTING LOGOS
 instelling van openbaar nut
 Kongestreef 35
 B-9000 Gent
 tel. 091-23.80.89

RES.

Stichting Logos
instelling van openbaar nut
afdeling: Vormingswerk

Kongostraat 35

9000 GENT

tel.: (091) 23.80.89

KURSUS: Synthesiserbouw - SYNHELOG

Programma:

1. Inleiding & aansluiting bij algemene elektronikaontwerpkursus
2. Introductie film : 'Elektronische hilfsmittel zur elektronische klanggestaltung'
(16mm film , 30')
3. Wat is een synthesiser ? Een definitieve en historische discussie.
 - van studio elektronische muziek naar live-elektronics
 - miniaturisatie & modulaire opbouw
 - enkel chip synthesisers : Synthelog

definitie: een synthesiser is een elektronisch toestel waarmee klanken kunnen worden voortgebracht die in hun akoestische eigenschappen door de gebruiker kunnen worden bepaald bij middel van spanningssturing of digitale programmatie.

- dwz: een speelautomaat is géén synthesiser omdat de geluiden níét door de speler worden bepaald.


- spanningssturing of digitale programmatie:
kontrole van parameters zonder ingreep in de hardware van het toestel.

Kontroleerbare parameters :	frekwentie = toonhoogte	logaritmisch verband !
	intensiteit = volume	id.
	klankkleur	diskontinu verband
	plaats	lineair verband
	tijdsduur	lineair verband

4. Discussie van commerciële synthesisers en elektronische orgels : waarden
5. Opzet van de miniatuur-synthesiser SYNHELOG : enkel-chip concept. Discussie van de chip : SN 74744 - operationele voorwaarden.

Prijs lijst.

* Synthetisch papier	550,-
* IC 76477	200,-



OUTPUT
 M N
 AS. SYN.

L
 12
 Ext. IN.

converter
 K
 J
 voltage ← pitch
 I
 H
 SEQUENCER OUT

G
 VCO
 16 18
 Duty Cycle

D
 NOISE
 5
 5

B
 LFO
 20

A
 VCA
 AM

FILTER
 5
 10 1 100
 1
 E
 C'

SET
 10 1 100
 VCO K'

RANGE
 LFO
 1
 E
 B'

K B

VCO port
 E'

clock 2
 α β

clock 1
 D

P A
 R B
 Q C
 S D

T
 TRIG.
 X Y
 Z

E 0 1
 OFF


A' AM 1
 LEVEL

H' 10 1 100
 HOLD

B' 10 1 100
 ATTACK

DECAY

KEY ○
 TRIGGER
 μS



LM380

70

556

60

(= 7557 CMOS

108)

3140

22

7493


20

76704


200 à 300

LM317

7805



6



SYNTHOLOG III


82.3

bouw en instructieboek


M A S T E R

- 5 exemplaren .


VCO




ZONDER PIN: logisch 1
 MET PIN: logisch 0
 MET PIN & DRAAD: Extern



76477



LFO



STICHTING LOGOS

instelling van openbaar nut


Kongestraat 33

B-9000 Gent


tel. 091-23.80.89




NOISE & FILTER





OR





76477




OR



POWER SUPPLY



OUTPUT OP-AMP / VCA




STICHTING LOGOS

Instelling van openbaar nut
Kongostreet 35
B-9000 Gent
tel. 091-23.80.89

RAES 0882


LOGIC - CONTROL



μP-bus
 or RAM-memory
 read-write 3-state
 logic




ONE SHOT & ENVELOPE



76477



SEQUENCER



P.S. : it is possible to use the space for 1 I.C. to make a second BCD Sequencer. Use of 7490 chip results in different patterns.

6 standen schakelaar

47k Ω log

1M Ω log


1M Ω log

470k log

P Q R S

spoorbandbreken

FREE IC SPACE



RAES 82.3

3140

76477

380

LM347

IC 7805

7493

LFO

VCO

FILTER

LEVEL

DECAY

ATTACK

HOLD

LFO-output

B

G

MISTAKE

Bridge

25.5
ON/OFF
switch

47k.log

1M log

220k log

of
kleiner

470k log

Toets

F

STICHTING LOGOS
instelling van openbaar nut
Kongostreet 35
B-9000 Gent
tel. 091-23.80.89

ONE SHOT TIME

$C = 10\mu$

$26\text{ms} < \Delta t < 3,7\text{s}$

potm: 470k

ATTACK TIME

$C = 3\mu\text{S}$

$10\text{ms} < \Delta t < 0,66\text{s}$

potm: 220k

DECAY TIME

$C = 3\mu\text{S}$

$10\text{ms} < \Delta t < 3,3\text{s}$

potm: 1M

LFO

Range 1	500pF
2	1n
3	10n
4	100n
5	1μ
6	10μ

370kHz	> f >	1280Hz
19,3kHz	> f >	640Hz
19,3Hz	> f >	64Hz
1,93Hz	> f >	6,4Hz
193Hz	> f >	0,64Hz
19,3Hz	> f >	0,064Hz

potm: 1M

VCO - minimum frekwentie

Range 1	1n
Range 2	10n
Range 3	100n


237kHz	> f >	640Hz
23,7kHz	> f >	64Hz
2370Hz	> f >	6,4Hz


potm: 1M


V.C. range ratio: 1:10

piece: layout
page: 11

SYNTHELOG III







- ⊙ MIXER G (27)
- ⊙ ENVELOPPE SELECT 2
- ⊙ MIXER A (26)
- ⊙ VCO SELECT (22)
- ⊙ MIXER B (25)
- ⊙ ENVELOPPE SELECT 1
- ⊙ ENABLE (9)

STICHTING LOGO
 instelling van openbaar nut
 Kongestraat 35
 B-9000 Gent
 tel. 091-23.80.89



Synthelog III
82.3.

print layout
&
films

Bouwinstructies

Gebruikte I.C.'s :


SN 76477
LM 317
7805
556
7493
7493
CA 3140
LF 353
LM 380

Diodes :

5 stuks 1N4007

Potmeters:

1 M ohm	vco log.
1 M ohm	lfo log.
470 k ohm	filt.log.
47 k ohm	volume , log.
47 k ohm	vco-preset KB. log
4,7k ohm	trimpot voeding
220kohm	attack log.
1 M ohm	decay log
470 k ohm	hold log
1 M ohm	clock log.
1 M ohm	clock 2 log.
4x 470kohm	sequencer 1 , log.
4x 470kohm	sequencer 2 , log.
ad. lib.:	
100ohm	reverb send
10 k	reverb return , log.



VC0
pontato
S1

ad. libitum



● = I.C.:plakts




Cpin N1 Cpin N2



clocked
push
clocked
out





Bouwinstructies

Gebruikte I.C.'s :

SN 76477
LM 317
7805
556
7493
7493
CA 3140
LF 353
LM 380


Diodes :

5 stuks 1N4007


Potmeters:

1 M ohm	vco log.
1 M ohm	lfo log.
470 k ohm	filt.log.
47 k ohm	volume , log.
47 k ohm	vco-preset KB. log
4,7k ohm	trimpot voeding
220kohm	attack log.
1 M ohm	decay log
470 k ohm	hold log
1 M ohm	clock log.
1 M ohm	clock 2 log.
4x 470kohm	sequencer 1 , log.
4x 470kohm	sequencer 2 , log.
ad. lib.:	
100ohm	reverb send
10 k	reverb return , log.


VCO



ZONDER PIN: logisch 1
 MET PIN: logisch 0
 MET PIN & DRAAD: Extern




76477



STICHTING LOGOS
 Instelling van openbaar nut
 Kongostraat 35
 B-9000 Gent
 tel. 091-23.80.89

82.96
 RAES
 OP 22

LFO




STICHTING LOGOS
 Instelling van apparatuur
 Kongestraat 50
 B-9000 Gent
 tel. 091-23.80.89


22.96




NOISE & FILTER




OR



76477






OR



STICHTING LOGOS
 Instelling van openbaar nut
 Kongostraat 35
 B-9000 Gent
 tel. 091-23.80.89

82.94
 RAES
 0222

POWER SUPPLY




Control: +5V! internal power supply 76477.

STICHTING LOGOS
 instelling van openbare nut
 Kongestraat 30
 B-9000 Gent
 tel. 091-23.80.89



OUTPUT OP-AMP / VCA




STICHTING LOGOS

instelling van openbaar nut
Kongestreet 55
B-9000 Gent
tel. 091-23.80.89



LOGIC - CONTROL




µP-bus
or RAM-memory
read-write 3-state
logic

* For µP interfacing,
higher values may
be required.
OR when µP is used,
plugs should be
inserted in the
sockets.



STICHTING LOGOS
instelling van openbaar nut
Kongostreet 10
B-9000 Gent
tel. 091-23.80.89

82.90
RAES
0282


ONE SHOT & ENVELOPE



76477



SEQUENCER



P.S. : it is possible to use the space for 1 I.C. to make a second BCD sequencer. Use of 7493 chip results in different patterns.

STICHTING LOGOS

instelling van openbaar nat
Kongestraat 30
B-9000 Gent
tel. 091-23.80.89



6 standen schakelaar

47k Ω log

1M Ω log

1M Ω log


470k log

α

P Q R S

spoorabsorbtie

FREE I.C. SPACE



LFO-output

B

G

LFO

21

24

18

VCO

FLH

7493

556

49

1M

1M

RAES 82.3

3140

5

1

24

76477

7

1

3

7

7

380

7

LM343

7805

Hold

F

ATTACK

7

DECAY

1

Level

47k log

1M log

220k log

47k log

IC 7805

Speaker

MISPLANT

Toets 470k log

220k log of klein

1M log

47k log

IC 7805

05. SWITCHING

STICHTING LOGOS
instelling van openbaar nut
Kongostreet 35
B-9000 Gent
tel. 091-23.80.89

RAES 82.3

69

ONE SHOT TIME

$C = 10\mu$ $26\text{ms} < \Delta t < 3,7\text{s}$ potm: 470k

ATTACK TIME

$C = 3\mu$ $10\text{ms} < \Delta t < 0,66\text{s}$ potm: 220k

DECAY TIME

$C = 3\mu$ $10\text{ms} < \Delta t < 3,3\text{s}$ potm: 1M

LFO

Range 1	500pF	370kHz	> f >	1280 Hz	potm: 1M
2	1n	193kHz	> f >	640 Hz	
3	10n	19,3 Hz	> f >	64 Hz	
4	100n	1,93 Hz	> f >	6,4 Hz	
5	1μ	193 Hz	> f >	0,64 Hz	
6	10μ	19,3 Hz	> f >	0,064 Hz	


VCO - minimum frekwentie

Range 1	1n	237kHz	> f >	640 Hz
Range 2	10n	23,7kHz	> f >	64 Hz
Range 3	100n	2370 Hz	> f >	6,4 Hz


potm: 1M

V.C. range ratio: 1:10

SYNTHELOG III




godfried-willem raas
music@raas.com




VC0
ponhato
SA

incl. libiturn



© 1982 Synthesizer Systems



print

onduidelijk op print.

(zonder jack's, knoppen, transformator, speaker)

print + instructiepapier en schema 800,-

IC's SN 76477

CA 3140

7493

7490

556

LF 353 (collibitum)

LM 380

LM 317

7805

5 x 1N4007

1000,-

13 potmeters.