

 **ATLANTA**

ALZICHT-SPECTRUM
DIN A4



Mengtafel






met modulo-N delers


voor HoloSound

Ultrasonic

Measurement


HoloSound





$0.775 \text{ rms} = 1.5 \sqrt{2}$
 $\frac{3}{1.5}$
 $\frac{1.04}{60}$
 $\frac{15}{210}$

TIP 31B




$$f = \frac{1}{2\pi\sqrt{LC}}$$

PNP: TIP 32B




$$f^2 = \frac{1}{(2\pi)^2 \cdot 15 \cdot 10^{-3} \cdot 15 \cdot 10^{-9}}$$




$$\Rightarrow f = \underline{\underline{10 \text{ kHz}}}$$



$$\left. \begin{array}{l} L = 4 \text{ mH} \\ C_{tr.} = 2 \text{ nF} \end{array} \right\} = \underline{\underline{46 \text{ kHz}}}$$

$\Rightarrow C_i$ bypass.







~~test~~

Sol: -

$$I = 25 \text{ mA}$$






$$Z_L = \frac{3}{0.025} = 120 \Omega$$



$$Z_C = 2\pi f L$$

$$120 = 2\pi \cdot 50 \cdot 10^3 \cdot L$$


$$L = \frac{120}{2\pi \cdot 50 \cdot 10^3}$$







Holosound - Stereo versie .



STICHTING LOGOS

instelling van openbaar nut
Kongostraat 35
B-9000 Gent
tel. 091-23.80.89

STUDIO STANDAARDEN :

1. Voedingsaansluitingen met DIN - plug.



buitenmuntzicht
DIN-chassisdeel

1 = +

2 = 0

3 = -


symmetrische voedingen!



aanzicht soldeerzijde

Quad 20dB - amps

~ 4 channel ~







$$A_v = 1 + \frac{100}{10} = 11x$$

4x mono jack-in \Rightarrow 2x Stereo Jack Out

$$Z_i = 1M \Omega$$

$$V_{i \max} = 0dB \quad (771mV)$$

$$(V_o = 8.48V)$$



0dB in \Rightarrow 10x out!

off set voltages:	1:	2:	3:	4:	5:
	45 mV	21 mV	131 mV	144 mV	-272 mV
	177 mV	167 mV	132 mV	144 mV	-272 mV

Stereo Quad

MIXER

Maximaal onvervormd output signaal: 20V_{pp}.

(bij $U_{\pm} = \pm 15V$)

$$U_o = 7 \text{ Volt}_{\text{rms}}$$

→ maximaal input signaal recovery-amp, busline mixer:

$$\frac{U_i}{A_v} = \frac{7}{12} = 0,58 \text{ V}_{\text{rms}}$$

→ Maximaal input signaal op ingangen (bij potmeter in maximale positie)


$$0,58 \text{ V}_{\text{rms}} \times 3,15 =$$

3,15 = mixer netwerk kimp, faktor

$$1,827 \text{ V}_{\text{rms}}$$

Timeframes driver nu

Coil preamp:



16 Hz



$$f_o = \frac{1}{2\pi RC}$$

$$25 \text{ nV} / \sqrt{1 \text{ Hz}}$$

$$\frac{1}{6,28 \cdot 10^5 \cdot 0,1 \cdot 10^{-6}}$$

$$6,28 \cdot 0,1 \cdot 6,28$$

KONGESTRAAT 35
B-9000 GENT 1
BELGIUM



3-dim.
oscillator-
driver


berekeningen
metingen
ontwerp.

ADDRESS REQUESTED

06/84

ca. 1 kHz

775 mV - 0 dB₇



out: 246 mV

op LS - out: 760 mV
(onbelast!)

belast 8 Ω : 267 mV

belast 800 Ω : 732 mV

0 dB op MIC - in (1)
(rechts)

out: 219 mV

out: 2 → 1,86 V

op open LS - out

f/2 1,86 V

f/3 1,53

f/4 1,13

f/5 912 mV

f/6 774 mV

f/7 675 mV

f/8 600 mV

f/5 913 mV

f/3 1,53 V

1f 53 mV

of. 2 mV - min


STIL 0,000 V



f: 1 uitgang sloot
aan als

$$U_{in} \text{ RMS} \geq \underline{\underline{1,5 \text{ V}}}$$


f: n uitgang sloot
aan als

$$U_{in} \text{ RMS} \geq 375 \text{ mV}$$









slows down u caps








Strom aus










Oplissing



Nuyt's
Posmen.






0,33 μ





post oak



Start als = 3k3



40106 α Mikro -
 (= 7414) chood

4 Schakel -
 Schakel's



7402 pin to pin
 = 7401

einleiten C-mos mit werkend 12 Kippen is :







$\pm 2,6V_{PP}$

low-pass!
1kc

$$U_{rms} = \frac{2,6}{2\sqrt{2}} \approx 1 \text{ Volt.}$$


+3dB level










C-mos
 4066. schuk.


74164.



input c-mos Δ !





slow-down
cap.
(integrating)





Enrolled

- Rankwind


- Top proof









4066



7414

74164

7402



7414

$V_{out} = \text{High} = 3,4 \text{ V}$
 $\text{Low} = 0,35 \text{ V}$



$V_i = 0,14 - 0,18 \text{ mA}$




$R = \frac{V}{I}$

$0,35 \text{ V} - 0,18 \text{ mA}$

$= 2 \text{ k}\Omega$

$R_{low} = \frac{0,35}{0,18 \cdot 10^{-3}}$

$R_{high} =$



100kc 100 s^{-1}

50ns

$50 \cdot 10^{-9} \text{ s}$

$50 \cdot 10^{-9} = 2200 \text{ G}$

$C_1 = \frac{50 \cdot 10^{-9}}{2200} = 0,022 \text{ nF}$

22pF

$100 \cdot 10^{-1}$

$10^{-5} \text{ s} = 2200 \cdot C_1$


$C_1 = \frac{10^{-5}}{2200}$

$\frac{10^{-5}}{22 \cdot 10^2} = \frac{10^{-7}}{22}$


$0,045 \cdot 10^{-7}$

$4,5 \cdot 10^{-9} \text{ F}$

4n5



TTL




$T = RC$

min: 22pF

4,5 V

0,2 V





→ oorzaken fouten

① U_p te klein voor C-mos schak

② & U_p -pulsen te kort

③ oversturing aanbloop
uigang schaklaas

beide

④ input Schmitt:

C-mos \square steken!

pur - to - pur Equiv =

Monostables:

4048 CMOS




4050

74121 TTL

122


123

~~74221~~ dubbele 74121



14 = +

7 =



0dB_{ref}

Trigger-level
Module - n-div.

U_{o-drivers}
open

7.2
hdont

U_{out}

mix-bus

U_{i-Progr.}

U_{i-Mic}

MAX 3,52V
MAX 7V_{rms}
1,78V

1,14V

0,58V

1,827

775mV
246mV
760mV 267mV OK

375mV

119mV 1,43V

GREENS

NO -

NO -

u

3u30

TCD : -6dB med ~
 0dB
 +6dB
 → 0,5V - max.

VOLG- & RECOVERY AMP
 160mV out.
 320mV
 640mV.

320mV in → 100mV-^{op.} busline

noodip + 1,5V
 → $A_V = 15 \times$

voor TCD
 naar

+6dB-out

→ 10x.

$$f_c = \frac{1}{2\pi f}$$

$$Z_c = \frac{1}{2\pi f C}$$

$$\omega = \frac{1}{C}$$

$$f_c = \frac{1}{2\pi f C}$$

$$2\pi f C = \frac{1}{C}$$



$$600 \Omega = \frac{1}{2\pi \cdot 20 \cdot C}$$

$$600 \Omega = \frac{1}{125 C}$$

$$75000 C = 1$$

$$C = \frac{1}{75000}$$

$$\frac{1}{75} \cdot 10^3$$

13 μF

Mixer - rechts.

Volgversterker - recovery.

0dB in - potmeter op max \rightarrow bus-line 246mV
775

verzwakking 3x.

\rightarrow minimale $A_V = 3x$

voor

0dB in \rightarrow 0dB out

1,55 +6dB

3,1 +12

6,2 +18

$U_{out\ max} = 7V_{\text{rms}}$

ca. +18dB

als $A_V = 10x$

0dB in

775mV.

\rightarrow

246mV

\rightarrow


2,46V

in: 7,75V

2,46V.

$\times 3$

Kies $A_V = 6x$.



Output Power?


0dB in →

$$775 \text{ mV} \rightarrow 267 \text{ mV}$$

$$P = 0,775 \text{ V} \cdot I$$

$$I = \frac{0,775}{R} = 96 \text{ mA}$$

$$74 \text{ mW}$$



54k 4 x Metaal

20µ klein 4x






1M 4x

50V !


5532

LM 393 = pin kopie Δ558.

Komparator



Handwritten signature



transducer signals
0dB-in

programmable
1-3
2-4

modulo-n
input

ECOS

ECOS

1a
2a
3a
4a
2b
3b
4b

E

AB

CD

100klog

4x
47klog

4x
47klog

100k

470u

100k

470u

100k


470u

100k

470u


0.1

Berekening Mixer-print linkerdeel (feedback-sturing)




$$\begin{aligned}
 U_0 &= -10^5 \left(\frac{0,775}{10^5} + \frac{0,775}{10^5} \right) \\
 &= -10^5 \left(\frac{1,55}{10^5} \right) = -1,55 \text{ V}
 \end{aligned}$$

midsteden deel



MIXER
bedradingsplan

Kopersjok
Links



ST Ia-IIa ST IIIa-IVa

2 x ST-inputs
Driver & eindmix
↳ I & II // III & IV


Ia Ia IIa IVa



4CH-inputs
Driver & eindmix
id

w.
8x cinch
2x4 STRIP

STEREO INPUTS
1 → alleen kanaal 1 naar driver
2 → kanaal 1 & 2 " eindmix





2 x ST inputs
→ Niet naar drivers





I = 1 & 4 → ST
 II = 2 & 3 → ST
 III = 3 & 2 → ST
 IV = 4 & 1


Rechtendel
MIXER





-6x voltage

$$\frac{V_0}{V} = \frac{120k}{200k} = 0.6$$

(x8)







reële
maatsheden

elektr. d.
& signed.
out-

ext. in

from mikes
pre amp


S* D* A* B*
(unused)

C A A B


⊙ ⊙ ⊙ ⊙

naar eindamp.


C° D° A° B°




feedback



or. in



or. in



mike rel. in.

3

3g

4g

Δ

12



stains
amp out.


05
32


frontzicht

13

16


DRIVER MIX







100k - met film 30x

0220




a

f_n out 1 2 3 4




Top




from mic. preamps
↓



front



Power



Sp. din

mini jack control

$$\frac{6}{10} \cdot \frac{2500000}{93} \cdot 10^{-6}$$

loop $Z_c = \frac{1}{2\pi f C}$
 $F = 40k$


3 100.10
 40.10
 6, 28, 19

CH4

CH3

CH2






CH1




0dB
775mV

Stereo: CH3 + CH1
 CH4 + CH2
 CH3 & 4 out blijven gescheiden
 II = CH3+4 monomix voor triolonie


De montage van de sonar
 mixer 11/1986





500cs 1,86V
250cs +6dB

[8Ω → 267mV]
1Kc. 760mV 470μ
6.3JK
470μ
R_{dc} = 8Ω



1Kc
0dB
775mV

CH2

+12dB

2.95V_{max}

$U_i \geq 375mV$
100nA_{avg} 8502

(X12)
1/2 4558

246mV_{max}
mix-bus CH-1

CH4
mix
bus

+12V

15k

48k

R_{dc}

917

15k

2k7

10k

10k

10k


10k

10k

10k

10k

10k



17/12/84 PCR
Polis
N 7 456583
(1272)

$$1 \text{ VA} / 8 \Omega$$

U?

$$1 \text{ VA} \cdot 8 \frac{\text{V}}{\text{A}}$$

$$= 8 \text{ V}^2$$

$$V = \sqrt{8}$$

Voor 1 Watt out

moet $V_{\text{out}} = 2,83 \text{ Volt} - 8 \text{ V}_{\text{pp}}$

2 Watt





$$V_{\text{out}} = 4 \text{ Volt} - 11,3 \text{ V}_{\text{pp}}$$

3 Watt

$$V_{\text{out}} = 4,9 \text{ Volt} - 13,8 \text{ V}_{\text{pp}}$$


4 Watt

$$V_{\text{out}} = 5,6 \text{ Volt} - 15 \text{ V}_{\text{pp}}$$



ZENDER-II

ULTRASOON PROJECT



output pressure : ca. 0,5 Pa
at 1 meter

WIT
pool

$$\begin{array}{c} 4 \\ 0 \\ 2 \\ 3 \end{array} \begin{array}{c} 0 \\ \wedge \\ 1 \end{array} \text{ZWART} = +\text{pool}$$

$$I_{cmax} = \frac{15}{470} = 30 \text{ mA}$$

(bij 15V)

bij 9V : 20 mA max.

$$\frac{15}{150} = 0,1$$

$$\frac{15}{1500} = 0,01$$

$$\frac{470}{90} = 5,22$$

$$\frac{470}{300} = 1,57$$

Juan Hidalgo

Walter Marchetti

Viale

Bartistelli; Georgio

(Ronde) (percussion)

Zosi [1 Wit
3 Wit 3 Wit
2 massa

Hältinger Lutz


Ans Elettronica

Spelig: 1 =
3 = wit 1 = rood

13mA
US-3
US-2

US 1: 8mA

117
104



Vlempel inzer 1
(linker - rechts)

120mA 15V
15mA 15V

37mA/12V
120mA


13
13
8
34

120
34
86


Tabak schaadt de gezondheid
Le tabac nuit à la santé
Tabak schädigt die Gesundheit
A.R. K.B. 30.3.81 F.95


Patches

Handwritten text, possibly a title or subtitle, located below the main heading.




of.








logotronics 84



mod-n dividers - programming switches



frekwentia karakteristiek dri vertragen.



156
/2

Werkende koppels.

MC 2 [driver] → Hasberg 0,05 → piezo (OK)

TR 2 [receiver] → Hasberg 0,1 → ^{Driver} M5 (OK)

bassig, metalisch, gerommel.
(omkeerbaar systeem)

MC 1 [driver] → zachte veer, loop → piezo (OK)
Ø 7mm.
ca. 1 meter

Drone moniek
(met lege sinus
gestuurd)

Galm-veerset (ready-made) (OK)
→ als module-n systeem zeer
goed + VS-driver input

Receivers

Prezo - Quad set

M1 } original Timeframes 2000 Ω
M2 }

M3 } reserve " 2000 Ω
M4 }

→ Bin-box 40dB

GV1B Galn receivers Blauw
GV2B " " Blauw

Drivers.

MC 1

MC 2

uit oude koptelefoon
membran gedrupt met
silicium.

Vijsoansluiting.

alleen bruikbaar als drivers.

LS 1

LS 2

} origineel timeframes 8Ω $0,1W$
 $0,2W$

LS 3

LS 4

} reserve " "

GV 1

GV 2

Galnveer drivers

" " "

Rood

Rood

(minijack)

16Ω

300mW - max.

M 5

TR 1

TR 2

staallamel-transducers.

"

"

} omkeerbaar

3-dim. oscillator
1985/1.

2007

AVANT-GARDE
MUSIC &
CENTER
MULTI-MEDIA

T1082


40106

2240

4066

74LS373

8 bit data bus.
(3-state)



+12

IN →


-12V

0V

OUT


AND Nand

A	B	AND	Nand
1	1	1	0
0	1	0	1
1	0	0	1
0	0	0	1




(aan voor HEX-F)

display kent.
(soldeer aan koperzijde!)






OK


$$01010 = 1$$



voer f is 6 = 0 d = 0

AB	
00	1
01	0
10	0
11	0






$\frac{1}{2}$

Vierfeldzahl

1111 1111 1111 1111

TIL 710
FND 507
TIL 321


displaykont! umgeleert



7446, 7447
7448

ofh. vlt. jpa
mit-leerjng

A = LSB D = MSB




0000 0000
0000 0000
0000 0000
0000 0000

punkt?

Databus.

Latch enable

ground



Mogelijke problemen
test-faze

* opgelet: Signaal in op de
4066's
? moet rond $\frac{V_+}{2}$ lopen!
⇒ shift DC level up!
($V_{cc} = \text{ground}$)

* level aanpassen tussen
LATCH & 4066's

⇒ LATCH werkt op 0 + 5V voeding


LATCH V_{out} stuurt C-Mos Switches
met $V_{out} = 4,5V$ minimaal

? Volstaat dit voor omschakeling?
4066.

als 4066 gevoed wordt met 12 Volt

moet $V_1 \geq 8,4V$	9V	4,5V
$V_0 \leq 2,4V$	6,3	3,15V
	1,8	0,9V

⇒ 3k3 weerstand verproven
& voedingspanning 4066 verlagen!



8 bit latch.
(3-state)

+12

IN →

-12V


0V

OUT

1) XR2240 heeft open collector-outputs
 → v.t. met Zenerdiode
 || U_{max} verlagen voor
 aanpassing op C-mos schakelaars
 ($Z = 5V$ bvb.)

2) Voedingsspanning C-mos schakelaars (3x)
 verlopen naar ca. 5V
 met Zenerdiodes in serie met
 de voeding +12 en pin 14.

Principe - schema.



T1082

40106


2240

4066

74LS373

Besteckungsplan
Headerbrücken.

8bit Schaltnetze
(3-stufig)




+12
IN →
-12V
0V
OUT


LM380
8P.
Pot

→ in prozuktive (1exp)

Ma 3-dimensionale oscilloskop



40106
of
7414



7414 HC.

$\rightarrow U_{\text{supp.}} \leq \underline{\underline{7V}}!$

4558 +voetje

14p-voetje m. 40106

3 voetjes 4066

5k1 IIII

0,1μ

DUS

1k II

Zener 5V6

20k

1nF

300pF

500pF

LM 380 Spin.

10k

DUS

3k

MC 14558 BCP

XR 2240 : 4 - 15V

4066 : 0 - ⁽¹²⁾15V

±12V. 24V_{pp}

→ 20V_{pp} bereik

$\frac{10V}{\sqrt{2}} = 7V$

0,7 V_{in} → 7V_{out}

A_v = 10

70 mV_{in} → "


A_v = 100

40dB


CM 78L x x AC 2.


Ingangstrap:

1. Voor $V_{in} = 0\text{dB}$



2. Voor $V_{in} = -34\text{dB}$ (15,5 mV_{olt})






T1082

40106

2240

4066

74LS373



BINARY PATTERN GENERATION

In an astable operation, as shown in Figure 21, the output of the XR-2240 appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 5 which shows the phase relations between the counter outputs. Figure 22 shows some of these complex pulse patterns. The pulse pattern repeats itself at a rate equal to the period of the *highest* counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the *lowest* counter bit connected to the output.




Figure 22. Binary Pulse Patterns Obtained by Shorting Various Counter Outputs




Figure 23. Operation with External Clock

OPERATION WITH EXTERNAL CLOCK

The XR-2240 can be operated with an external clock or time-base, by disabling the internal time-base oscillator and applying the external clock input to pin 14. The recommended circuit connection for this application is shown in Figure 23. The internal time-base can be de-activated by connecting a 1 KΩ resistor from pin 13 to ground. The counters are triggered on the negative-going edges of the external clock pulse. For proper operation, a minimum clock pulse amplitude of 3 volts is required. Minimum external clock pulse width must be $\geq 1 \mu\text{s}$.

For operation with supply voltages of 6V or less, the internal time-base section can be powered down by open-circuiting pin 16 and connecting pin 15 to V^+ . In this configuration, the internal time-base does not draw any current, and the over-all current drain is reduced by $\approx 3 \text{ mA}$.

FREQUENCY SYNTHESIZER

The programmable counter section of XR-2240 can be used to generate 255 discrete frequencies from a given time base setting using the circuit connection of Figure 24. The output of the circuit is a positive pulse train with a pulse width equal to T , and a period equal to $(N+1)T$ where N is the programmed count in the counter.

The modulus N is the *total count* corresponding to the counter outputs connected to the output bus. Thus, for example, if pins 1, 3 and 4 are connected together to the output bus, the total count is: $N=1+4+8=13$; and the period of the output waveform is equal to $(N+1)T$ or $14T$. In this manner, 256 different frequencies can be synthesized from a given time-base setting.




Figure 24. Frequency Synthesis from Internal Time-Base

SYNTHESIS WITH HARMONIC LOCKING: The harmonic synchronization property of the XR-2240 time-base can be used to generate a wide number of discrete frequencies from a given input reference frequency. The circuit connection for this application is shown in Figure 25. (See Figures 16 and 17 for external sync waveform and harmonic capture range.) If the time base is synchronized to $(m)^{\text{th}}$ harmonic of input frequency where $1 \leq m \leq 10$, as described in the section on "Harmonic Synchronization", the frequency f_0 of the output waveform in Figure 25 is related to the input reference frequency f_R as:

$$f_0 = f_R \frac{m}{(N+1)}$$

where m is the harmonic number, and N is the programmed counter modulus. For a range of $1 \leq N \leq 255$, the circuit of Figure 25 can produce 1500 separate frequencies from a single fixed reference.

One particular application of the circuit of Figure 25 is generating frequencies which are not harmonically related to a reference input. For example, by choosing the external R-C to set $m = 10$ and setting $N = 5$, one can obtain a 100 Hz output frequency synchronized to 60 Hz power line frequency.




Figure 25. Frequency Synthesis by Harmonic Locking to an External Reference

Absolute Maximum Ratings (Notes 1 & 2)

Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to V _{CC} +1.5V
DC Output Voltage (V _{OUT})	-0.5 to V _{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±35 mA
DC V _{CC} or GND Current, per pin (I _{CC})	±70 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	500 mW
Lead Temperature (T _L) (Soldering 10 seconds)	260°C



Operating Conditions

Supply Voltage (V _{CC})	Min	Max	Units
DC Input or Output Voltage (V _{IN} , V _{OUT})	2	6	V
DC Input or Output Voltage (V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times (t _r , t _f)			
V _{CC} =2.0V		1000	ns
V _{CC} =4.5V		500	ns
V _{CC} =6.0V		400	ns

DC Electrical Characteristics




Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C			Units	
				Guaranteed Limits				
				T _A = -40 to 85°C	T _A = -55 to 125°C			
H	Minimum High Level Input Voltage		2.0V	1.5	1.5	1.5	V	
			4.5V	3.15	3.15	3.15	V	
			6.0V	4.2	4.2	4.2	V	
L	Maximum Low Level Input Voltage		2.0V	0.3	0.3	0.3	V	
			4.5V	0.9	0.9	0.9	V	
			6.0V	1.2	1.2	1.2	V	
OH	Minimum High Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	V	
			4.5V	4.5	4.4	4.4	V	
			6.0V	6.0	5.9	5.9	V	
		V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6.0 mA I _{OUT} ≤ 7.8 mA	4.5V	4.2	3.98	3.84	3.7	V
			6.0V	5.7	5.48	5.34	5.2	V
OL	Maximum Low Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	V	
			4.5V	0	0.1	0.1	V	
			6.0V	0	0.1	0.1	V	
		V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6.0 mA I _{OUT} ≤ 7.8 mA	4.5V	0.2	0.26	0.33	0.4	V
			6.0V	0.2	0.26	0.33	0.4	V
I	Maximum Input Current	V _{IN} = V _{CC} or GND	6.0V	±0.1	±1.0	±1.0	μA	
I	Maximum TRI-STATE Output Leakage Current	V _{IN} = V _{IH} or V _{IL} , OC = V _{IH} V _{OUT} = V _{CC} or GND	6.0V	±0.5	±5	±10	μA	
I	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{OUT} = 0 μA	6.0V	8.0	80	160	μA	

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
 Note 2: Unless otherwise specified all voltages are referenced to ground.
 Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 0°C to 125°C.
 Note 4: For a power supply of 5V ±10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.



74373

DATA
LATCH





MM54HC373/MM74HC373 TRI-STATE® Octal D-Type Latch

General Description

These high speed OCTAL D-TYPE LATCHES utilize microCMOS Technology, 3.5 micron silicon gate P-well CMOS. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the TRI-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

When the LATCH ENABLE input is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE returns high again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 54HC/74HC logic family is speed, function, and pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 18 ns
- Wide operating voltage range: 2 to 6 volts
- Low input current: 1 μ A maximum
- Low quiescent current: 80 μ A maximum (74 series)
- Output drive capability: 15 LS-TTL loads

Connection Diagram

Dual-In-Line Package

Truth Table

Output Control	Latch Enable	Data	373 Output
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

H = high level, L = low level
 Q_0 = level of output before steady-state input conditions were established.
 Z = high impedance

Absolute

Supply Voltage
 DC Input Voltage
 DC Output Voltage
 Clamp Diode Current
 DC Output Current
 DC V_{CC} or GND Current
 Storage Temperature
 Power Dissipation
 Lead Temperature

DC Electrical Characteristics

Symbol	Parameter
V_{IH}	Minimum Input Voltage
V_{IL}	Maximum Input Voltage
V_{OH}	Minimum Output Voltage
V_{OL}	Maximum Output Voltage
I_{IN}	Maximum Input Current
I_{OZ}	Maximum Tri-State Leakage Current
I_{CC}	Maximum Supply Current

Note 1: Absolute Maximum Ratings
 Note 2: Unless otherwise specified, all values are at $T_A = 25^\circ\text{C}$.
 Note 3: Power Dissipation is limited by the operating ambient temperature from 100°C to 125°C .
 Note 4: For a power dissipation limit, the maximum values for I_{CC} and I_{OZ} occur for $V_{CC} = 5\text{V}$.

PRINCIPLE OF OPERATION

The timing cycle for the XR-2240 is initiated by applying a positive-going trigger pulse to pin 11. The trigger input actuates the time-base oscillator, enables the counter section, and sets all the counter outputs to "low" state. The time-base oscillator generates timing pulses with its period, T , equal to RC . These clock pulses are counted by the binary counter section. The timing cycle is completed when a positive-going set pulse is applied to pin 10.




Figure 5. Timing Diagram of Output Waveforms

Figure 5 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a trigger input. When the circuit is at reset state, both the time-base and the counter sections are disabled and all the counter outputs are at "high" state.

In most timing applications, one or more of the counter outputs are connected back to the reset terminal, as shown in Figure 6, with S_1 closed. In this manner, the circuit will start timing when a trigger is applied and will automatically reset itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the reset terminal (switch S_1 open), the circuit would operate in its astable or free-running mode, subsequent to a trigger input.




Figure 6. Generalized Circuit Connection for Timing Applications with S_1 Open for Astable Operations, Closed for Monostable Operations

PROGRAMMING CAPABILITY

The binary counter outputs (pins 1 through 8) are open-collector type stages and can be shorted together to a common pull-up resistor to form a "wired-or" connection. The combined output will be "low" as long as any one of the outputs is low. In this manner, the time delays associated with each counter output can be summed by simply shorting them together to a common output bus as shown in Figure 6. For example, if only pin 6 is connected to the output and the rest left open, the total duration of the timing cycle, T_0 , would be $32T$. Similarly, if pins 1, 5, and 6 were shorted to the output bus, the total time delay would be $T_0 = (1+16+32) T = 49T$. In this manner, by proper choice of counter terminals connected to the output bus, one can program the timing cycle to be: $1T \leq T_0 \leq 255T$, where $T = RC$.

TRIGGER AND RESET CONDITIONS

When power is applied to the XR-2240 with no trigger or reset inputs, the circuit reverts to "reset" state. Once triggered, the circuit is immune to additional trigger inputs, until the timing cycle is completed or a reset input is applied. If both the reset and the trigger controls are activated simultaneously, trigger overrides reset.

DESCRIPTION OF CIRCUIT CONTROLS

COUNTER OUTPUTS (PINS 1 THROUGH 8)

The binary counter outputs are buffered "open-collector" type stages, as shown in Figure 15. Each output is capable of sinking ≈ 5 mA of load current. At reset condition, all the counter outputs are at high or non-conducting state. Subsequent to a trigger input, the outputs change state in accordance with the timing diagram of Figure 5.

The counter outputs can be used individually, or can be connected together in a "wired-or" configuration, as described in the Programming section.

RESET AND TRIGGER INPUTS (PINS 10 AND 11)

The circuit is reset or triggered with positive-going control pulses applied to pins 10 and 11. The threshold level for these controls is approximately two diode drops ($\approx 1.4V$) above ground.

Minimum pulse widths for reset and trigger inputs are shown in Figure 10. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

MODULATION AND SYNC INPUT (PIN 12)

The period T of the time-base oscillator can be modulated by applying a dc voltage to this terminal (see Figure 13). The time-base oscillator can be synchronized to an external clock by applying a sync pulse to pin 12, as shown in Figure 16. Recommended sync pulse widths and amplitudes are also given in the figure.



HARMONIC SYNCHRONIZATION

Time-base can be synchronized with integer multiples or harmonics of input sync frequency, by setting the time-base period, T , to be an integer multiple of the sync pulse period, T_s . This can be done by choosing the timing components R and C at pin 13 such that:

$$T = RC = (T_s/m) \text{ where}$$

m is an integer, $1 \leq m \leq 10$.

Figure 17 gives the typical pull-in range for harmonic synchronization, for various values of harmonic modulus, m . For $m < 10$, typical pull-in range is greater than $\pm 4\%$ of time-base frequency.



Circuit Operation:

With reference to Figure 1, the operation of the synthesizer circuit can be briefly explained as follows: The reference input frequency, f_R , is applied to the time-base sync terminal (pin 12) through a 5.1 K Ω series resistance and a coupling capacitor. The recommended waveform for the input frequency, f_R , is a 3 Vpp pulse train with a pulse width in the range of 30% to 80% of the time-base period, T. The multiplication factor M is chosen by the potentiometer R_1 which sets the time-base period T ($T = RC$). If no external reference is used, then M is automatically equal to 1.

The divider modulus, N, is chosen by shorting various counter outputs to a 3K common pull-up resistor. The output waveform is a pulse train with a fixed pulse width, $T = RC$, and a period $T_O = (N + 1)RC$.

The external R-C network between the output and the trigger and reset terminals of the XR-2240 is a non-critical delay network which resets and re-triggers the circuit to maintain a periodic output waveform. For the component values shown

in Figure 1, the circuit can operate with the timing components R and C in the range of:

$$0.005 \mu F \leq C \leq .1 \mu F; 1 K\Omega \leq R \leq 1 M\Omega$$

The XR-2240 is a low-frequency circuit. Therefore, the maximum output frequency is limited to ≈ 200 kHz, by the frequency capability of the internal time base oscillator.

A particularly useful application of the simple synthesizer circuit of Figure 1 is to generate stable clock frequencies which are synchronized to an external reference, such as the 60 Hz line frequency. For example, one can generate a 100 Hz reference synchronized to 60 Hz line frequency simply by setting $M = 5$ and $N = 2$ such that:

$$f_O = f_R \frac{M}{1+N} = (60) \frac{5}{1+2} = 100 \text{ Hz}$$

$$C = 10 \text{ nF}$$

$$R = 470 \text{ k} \quad \text{-----} \quad 1 \text{ k}$$

$$RC = 4,7 \cdot 10^{-3} \quad \quad \quad 10^{-5}$$

$$\frac{1}{RC} = 212 \text{ Hz} \quad \quad \quad 100 \text{ kHz}$$

beter: Kies $C = 33 \text{ nF}$

$$R = 470 \text{ k pot.} \quad \text{-----} \quad 1 \text{ k min.}$$

$$RC = 0,0155 \text{ s} \quad \text{tot} \quad 3,3 \cdot 10^{-5}$$

$$f_0 \quad \frac{1}{RC} = 64 \text{ Hz} \quad \text{tot} \quad \underline{30 \text{ kHz}}$$

Single-Chip Frequency Synthesizer Employing the XR-2240

INTRODUCTION

The XR-2240 monolithic timer/counter contains an 8-bit programmable binary counter and a stable time-base oscillator in a single 16-pin IC package. Although the circuit was originally designed as a long-delay timer capable of generating time delays from microseconds to weeks, it also offers a wide range of other applications beyond simple time-delay generation. One such unique application is its use as a single-chip, frequency synthesizer, where it can generate over 2,500 discrete frequencies from a single reference frequency input.

The operation of the XR-2240 as a frequency synthesizer is possible because of the ability of the circuit to both *multiply* and *divide* the input frequency reference. It can, simultaneously, multiply the input frequency by a factor, "M," and divide it by a factor "N + 1," where both M and N are adjustable integer values. Therefore, the circuit can produce an output frequency, f_O , related to the input reference frequency f_R as:

$$f_O = f_R \frac{M}{1 + N}$$

Figure 1 shows the circuit connection for operating the XR-2240 timer/counter as a self-contained frequency synthesizer. The integer values M and N can be externally adjusted over a broad range:

$$1 \leq M \leq 10 \quad 1 \leq N \leq 255$$

The multiplication factor M is obtained by locking on the harmonics of the input frequency. The division factor N is determined by the pre-programmed count in the binary counter section. The principle of operation of the circuit can be best understood by briefly examining its capabilities for frequency division and multiplication separately.

Frequency Division by (1 + N):

When there is no external reference input, f_R , the time-base oscillator section of the XR-2240 free-runs at its set frequency, f_S ($f_S = 1/RC$), where R and C are the external components at pin 13. The 8-bit binary counter can be programmed to divide the time-base frequency by an integer count, N, and generate an output pulse train whose frequency is:

$$f_O = f_S \frac{1}{1 + N}$$

Frequency Multiplication by "M":

Frequency multiplication is achieved by synchronizing the time-base oscillator with the *harmonics* of the input sync or reference signal. Thus, if the time-base oscillator is made to free-run at "M" times the input frequency, it can be made to synchronize with the "M"th harmonic of the input reference signal. Typical capture range of the circuit is better than $\pm 3\%$, for values of $1 \leq M \leq 10$; and since the time-base is accurate to within $\pm 0.5\%$ of the external R-C setting, lock-up does not present a problem for a given harmonic lock setting.




Figure 1.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 15\text{V}$, unless otherwise specified.

CHARACTERISTICS	XR-082M/XR-083M			XR-082/XR-083			XR-082C/XR-083C XR-082D/XR-083D			UNITS	SYMBOL	CONDITIONS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
Input Offset Voltage		3	6 9		3	6 9		5	15 20	mV mV	V_{OS} V_{OS}	$R_S = 50\Omega$, $T_A = 25^\circ\text{C}$ $R_S = 50\Omega$, $T_A = \text{Full Range}$
Offset Voltage Temp. Coef.		10			10			10		$\mu\text{V}/^\circ\text{C}$	$\Delta V_{OS}/\Delta T$	$R_S = 50\Omega$, $T_A = \text{Full Range}$
Input Bias Current		30	200		30	200				pA	I_B	$T_A = 25^\circ\text{C}$, Note 3
XR-082C/XR-083C								30	400	pA		
XR-082D/XR-083D								100	800	pA		
Input Bias Current Over Temp.			50			20			20	nA	I_B	$T_A = \text{Full Range}$
Input Offset Current		5	100		5	100				pA	I_{OS}	$T_A = 25^\circ\text{C}$, Note 3
XR-082C/XR-083C								5	200	pA		
XR-082D/XR-083D								20	400	pA		
Input Offset Current Over Temp.			20			10			5	nA		$T_A = \text{Full Range}$
Supply Current (per amplifier)		1.4	2.8		1.4	2.8		1.4	2.8	mA	I_{CC}	No Load, No Input Signal
Input Common Mode Range	± 12			± 12			± 10			V	V_{iCM}	
Voltage Gain	50 25	200		50 25	200		25 15	200		V/mV	A_{VOL}	$R_L \geq 2\text{K}\Omega$, $V_O = \pm 10\text{V}$ $T_A = 25^\circ\text{C}$ $T_A = \text{Full Range}$
Max. Output Swing (peak-to-peak)	24 24	27		24 24	27		24 24	27		V	V_{OPP}	$R_L \geq 10\text{K}\Omega$ $T_A = 25^\circ\text{C}$ $T_A = \text{Full Range}$
Input Resistance		10^{12}			10^{12}			10^{12}		Ω	R_{in}	$T_A = 25^\circ\text{C}$
Unity-Gain Bandwidth		3			3			3		MHz	BW	$T_A = 25^\circ\text{C}$
Common-Mode Rejection	80	86		80	86		70	76		dB	CMRR	$R_S \leq 10\text{K}\Omega$
Supply-Voltage Rejection	80	86		80	86		70	76		dB	PSRR	
Channel Separation		120			120			120		dB		$A_V = 100$, $f_{req.} = 1\text{kHz}$
Slew Rate		13			13			13		V/ μs	dV_{out}/dt	$A_V = 1$, $R_L = 2\text{K}\Omega$ $C_L = 100\text{pF}$, $V_I = 10\text{V}$
Rise Time Overshoot		0.1 10			0.1 10			0.1 10		μsec %	t_r t_o	$A_V = 1$, $R_L = 2\text{K}\Omega$ $C_L = 100\text{pF}$, $V_I = 20\text{mV}$
Equivalent Input Noise Voltage		20			20			20		$\text{nV}/\sqrt{\text{Hz}}$	e_n	$R_S = 100\Omega$ $f = 1\text{kHz}$

Note 1: For Supply Voltage less than $\pm 15\text{V}$, the absolute maximum input voltage is equal to the supply voltage.

Note 2: The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

Note 3: XR-082C/XR-083C and XR-082D/XR-083D differ only in their Input Bias Current and Input Offset Current specifications.

XR-082/083

Dual BIFET Operational Amplifiers

GENERAL DESCRIPTION – ADVANCE INFORMATION

The XR-082/XR-083 family of junction FET input dual operational amplifiers are designed to offer higher performance than conventional bipolar op-amps. Each amplifier features high slew-rate, low input bias and offset currents, and low offset voltage drift with temperature. These operational amplifier circuits are fabricated using ion-implantation technology which combines well-matched junction FETs and high-performance bipolar transistors on the same monolithic chip.

The XR-082 family of dual BIFET op-amps are packaged in 8-pin dual-in-line packages. The XR-083 family of op-amps offer independent offset adjustment for each of the individual op-amps on the same chip, and are available in 14-pin dual-in-line packages.

FEATURES

- Direct Replacement for TL082/TL083 (See Chart)
- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- High Input Impedance . . . FET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew-Rate . . . 13 V/ μ s, Typical

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	± 18 V
Differential Input Voltage	± 30 V
Input Voltage Range (Note 1)	± 15 V
Output Short-Circuit Duration (Note 2)	Indefinite
Package Power Dissipation:	
Plastic Package	625 mW
Derate Above $T_A = +25^\circ\text{C}$	5.0 mW/ $^\circ\text{C}$
Ceramic Package	750 mW
Derate Above $T_A = +25^\circ\text{C}$	6.0 mW/ $^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$

Exar Part Number	Texas Instruments Equivalent
XR-082M/XR-083M	TL-082M/TL-083M
XR-082/XR-083	TL-082AI/TL-083AI
XR-082C/XR-083C	TL-082C/TL-083C
XR-082D/DX-083D	_____


AVAILABLE TYPES



Part Number	Package	Operating Temperature
XR-082M/XR-083M	Ceramic	-55°C to $+125^\circ\text{C}$
XR-082N/XR-083N	Ceramic	-25°C to $+85^\circ\text{C}$
XR-082P/XR-083P	Plastic	-25°C to $+85^\circ\text{C}$
XR-082CN/XR-083CN	Ceramic	0°C to $+75^\circ\text{C}$
XR-082CP/XR-083CP	Plastic	0°C to $+75^\circ\text{C}$
XR-082DN/XR-083DN	Ceramic	0°C to $+75^\circ\text{C}$
XR-082DP/XR-083DP	Plastic	0°C to $+75^\circ\text{C}$

EQUIVALENT SCHEMATIC




FUNCTIONAL BLOCK DIAGRAM





8 bit databus.
(3-state)



+12

IN →

-12V

0V

OUT