






 ATLANTA

ALZICHT-SPECTRUM
DIN A4

Mengtafel
met modulo-N deilers
van Hолосound

Hолосound






$$.775_{\text{rms}} = 1.5 \sqrt{2}$$

$$\begin{array}{r}
 168 \\
 168 \\
 \hline
 62 \\
 15 \\
 \hline
 210
 \end{array}$$

TIP 31B




PNP : TIP 32B

$$f = \frac{1}{2\pi\sqrt{LC}}$$




$$f^2 = \frac{1}{(2\pi)^2} \frac{15 \cdot 10^{-3}}{15 \cdot 10^{-9}}$$

$$\Rightarrow f = \underline{\underline{10 \text{ kHz}}}$$



$$\left. \begin{array}{l} L = 4 \text{ mH} \\ C_{\text{b}, \text{c}} = 2 \text{ nF} \end{array} \right\} = \underline{\underline{46 \text{ kHz}}}.$$

$\Rightarrow C_b$ bypass.



$$L = \frac{120}{2.1c \cdot 50 \cdot 10^3}$$

$$120 = 2 \pi \cdot 50 \cdot 10 \cdot l$$

$$z = \overline{zf}_1$$

1. M.S. 72 ft 2
H. m 88 cm or 38 in

2
6025.



$$6V$$


25031-
67



$$I = 25 \text{ mA}$$

506


13







Holosound - Stereo versie .



STICHTING LOGOS

instelling van openbaar nut

Kongostraat 35

B-9000 Gent

tel. 091-23.80.89

STUDIO STANDAARDEN :

1. Voedingsaansluitingen met DIN - plug.

1 2 3



1 = +

2 = 0

3 = -

symmetrische voedingen!

buitenaanzicht
DIN-chassisdeel


2



aanzicht soldeerzijde

Quad 20dB - amps

~4 channel ~




$$A_V = 1 + \frac{100}{10} = 11 \times$$

4x mono jack-in \Rightarrow 2x Stereo Jack Out


$$Z_i = 1M \Omega$$

$$U_{i\max} = 0 \text{ dB} \quad (771 \text{ mV})$$

$$(U_o = 8.48 \text{ V})$$



$\text{Offset}_m \Rightarrow 10x \text{ mit:}$
 Stereo Quad
 Offset voltagen: 1: 45 mV 172 mV
 2: 21 mV 167 mV
 3: 131 mV 132 mV
 4: -144 mV 149 mV
 5: -272 mV -272 mV



MIXER

Maximaal onvervormd uitgangssignaal: $20V_{pp}$.

(bij $V_r = \pm 15V$)

$$U_o = 7 \text{ Volt}_{rms} \quad \text{A}$$

→ maximaal ingangssignaal
recovery-amp, busline mixer:

$$\frac{U_o}{A_v} = \frac{7}{12} = 0,58 \text{ V}_{rms}$$

→ Maximaal ingangssignaal
op ingangen

(bij potmeters in maximale
positie)


$$0,58 \text{ V}_{rms} \times 3,15 =$$

$3,15 = \text{mixervergrootingsfactor}$

$$1,827 \text{ V}_{rms}$$

Timeframes driver nu.

Coil preamp:



16 Hz

$$f_o = \frac{1}{2\pi RC}$$

$$25 \text{ nV}/\text{Hz}$$

$$\frac{1}{6,28 \cdot 10^5 \cdot 0,1 \cdot 10^{-6}}$$

$$6,28 \cdot 0,1 = 6,28$$

KONGOSTRAAT 35
B-9000 BELGIUM
SENT 1



3-olim.
oscillator.
driver

berekeningen
metingen
ontwerp.

ADDRESS REQUESTED



06/84

ca. 1 kHz
 775mV - 0dB_{B7}
 input ① out: 246mV

OP LS - out: 760mV
 (belastet!)

belast 8Ω : 267mV

belast 800Ω : 732mV

0dB op Mic - in ①
 (rechts) out: 219mV
 out: 2 → 1,86V

OP open LS - out


f/2	1,86 V
f/3	1,53
f/4	1,13
f/5	912mV
f/6	774mV
f/7	675mV
f/8	600mV
f/5	913mV
f/3	153V
1f	53mV
of	2mV-min
STIL	0,000 V


f: 1 uitgang sloot
 aan als

$$U_{in} \text{ RMS} \geq 1,5V$$

f: n uitgang sloot
 aan als





$$U_{in} \text{ RMS} \geq 375mV$$






H

Slow ab





Oplossing

$\frac{1}{u}$ $3k3$

DVG

I_{IN}

$10k$

$8clk$

$:1 \rightarrow :8$

$+ 2x$ $\frac{1}{u}$ $3k3$

$4V7$

A



KL
 $+5V$


(5V)


SMR

B


Nuyts
Posmen.









40106 *x Mikro*
 $(= 7414)$ *chad*



7402 pin to pin
 $= \underline{\underline{7401}}$




civiele C-mos niet werkend liekijpen is :




low-pass!
1kc

$$U_{\text{aus.}} \rightarrow \frac{2,6}{2\sqrt{2}} \approx \frac{1 \text{ Volt.}}{\text{Level}}$$

+3dB
Level







C-mos
 4066 schak.

74161.

1,2. :




clock:




clear



U_1




U_2







U_3




U_4
 (if $U_4 = 0 \rightarrow$ clear)




input c-mos & !





dc-slow
slow cap.
(integrating)






- Crosswind
- Topograph.












7414

$$U_{out} = High = 3,4 V$$



$$Low = 0,35 V$$

$$U_i = 0,14 - 0,18 mA.$$




$$R = \frac{U}{I}$$

$$R_{high} = \frac{0,35 V - 0,18 mA}{0,18 \cdot 10^{-3}} = 2 k\Omega$$

$$R_{wigg} =$$

$$40 \text{ k}\Omega$$



$$\begin{matrix} 5 & \rightarrow & 6 \\ D & \rightarrow & N \\ \downarrow & & \downarrow \\ 7 & \rightarrow & 12 \end{matrix}$$

100k Ω 100 s $^{-1}$

50nS

$$50 \cdot 10^{-9} = 2200 \text{ fF}$$

$$100 \cdot 10^{-2}$$

$$C_1 = \frac{50 \cdot 10^{-9}}{2200} = 0,022 \text{ nF}$$

$$10^{-5} \text{ s} = 2200 \cdot C_1$$




$$C_1 = \frac{10^{-5}}{2200}$$


$$\frac{10^{-5}}{22 \cdot 10^2} \quad \frac{10^{-7}}{22}$$

$$0,045 \cdot 10^{-7}$$

$$4,5 \cdot 10^{-8} \text{ F}$$


4n5





C-Mos Eq. steken.

$$U_{sw} = U_{ss} - U_{cc} = 2,5 \text{ V}$$



→ oorzaken fouten:


- ①. V_p te klein voor C-mos schakel
- ② & V_p -puls te kort → beide
- ③ overstuurp. aanloop ← uitschakelen

④ Input-Schmitt:

C-mos T steken!
pui-to-pui-equiv-

p 216


Monostabiles





4049 CMOS
4050

74121 TTL
122
123

74221 CMOS
74121



7402



$U_{i\text{-Mic}}$	$U_{i\text{-Prog.}}$	$U_{\text{mix-bus}}$	U_{out}	$U_{\text{o-drivers}}$	Trigger-level open	γ_2	γ_2 No pulse - n-dio.	$O_o[B]_{\text{ref}}$
3,6 V	-	1,14 V	-	3,52 V	MAX	NO	NO	4
1,827 V	-	0,58 V	-	1,78 V	MAX	NO	NO	4
-	-	1,827	"	"	"	"	"	"

TCD :	-6dB med.	~ 160mV out.	VOLG-Δ RECOVERY
	0dB	320mV	AMP
	+6dB	640mV	
→ 0,5V - max.			

320mV in → 100mV- busline

nodip + 1,5 V

$\rightarrow A_V = \underline{\underline{15 \times}}$


100% TCD
naar $\rightarrow 10 \times$

+6dB-out

$$f_c = \frac{1}{2\pi f}$$

$$\omega = \frac{1}{C}$$

$$2\pi f = \frac{1}{C}$$



$$f_c = \frac{1}{2\pi LC}$$

$$Z_c = \frac{1}{2\pi f C}$$

$$600 \Omega = \frac{1}{2\pi 20.5 C}$$

$$600 \Omega = \frac{1}{C}$$

$$75000 \Omega = 1$$

$$C = \frac{1}{75000} \text{ F}$$

$$125 \text{ } \mu\text{F} \quad \frac{1}{75} \cdot 10^3$$

13μF

Mixer - rechts

Volgversterker - recovery.

0dB in - potmeter op max \rightarrow baseline 246mV
775

verzwakking 3x.

\rightarrow minimale $A_V = 3x$

voon

0dB in \rightarrow 0dB out

1,55 +6dB

3,1 +12

6,2 +18

$$U_{\text{out max}} = 7v_{\text{rms}} \text{ ca. } +18 \underline{\text{dB}}$$


als $A_V = 10x$

0dB in

775mV. \rightarrow 246mV \rightarrow 2,46V

in: 7,75V 2,46V. \times^3

Kies $A_V = 6x$.



Output Power?


0dB in \rightarrow

775 mV \rightarrow 267 mV.

$$P = 0,775 \text{ V} \cdot I$$

$$I = \frac{0,775}{R} = 96 \text{ mA}$$

$$74 \text{ mW}$$



54k 4x Metaal





20μ klein 4x 50V!

5532

1M 4x


LM 393 = pin 1, pin 4 558.

Komparator:



transducer
signals

0dB-in



programmable

2-4

1-3

2-4

3-4

4-4

1-4

2-3

3-3

4-3

1-3

2-2

3-2

4-2

1-2

2-1

3-1

4-1

2x
100k log

4x
47k log

4x
47k log

4x
47k log

4x
47k log

modulor-n
input

B°

A°

D°

C°

B°

A°

D°

C°

EC05

100k
470μF

400k
470μF

EC05

200k
470μF

100k
470μF

ED3

AD3

ED3

CD3

1b


2b

3b

4b

Frontend

Berekening Mixer-print linkerdeel (feedback-sturing)



$$V_o = -10^5 \left(\frac{0,775}{10^5} + \frac{0,775}{10^5} \right)$$


$$= -10^5 \left(\frac{1,55}{10^5} \right) = -1,55 V$$


middeleindeel




MIXER

bedrædingsplan











Reckendorff
MIXER


$$\text{Reducing } \frac{4_{ab}}{I} = \frac{4_{ab}}{I - IV}$$



$$\begin{aligned}
 I &= 1 \times 4 & \rightarrow ST \\
 II &= 2 \times 3 & \rightarrow ST \\
 III &= 3 \times 2 & \rightarrow ST \\
 IV &= 4 \times 1
 \end{aligned}$$







"elektro
magnetisch")

elektr. &
signale

C^* D^* B^* B^*
(univ.)


c^o D^o A^o B^o

elektr. in
aus
out

C^* D^* B^* B^*
(univ.)

c^o D^o A^o B^o

from mixer
preamp



mixer alignment

out in

ok. in

4X

47k log

look log

look log

47k log

feedback

B-16

4X

look log

Front Ziehr

13

Strom
amp out

04

04


32


16

16

6


Driver
mix






look - met film 30x


a




sp.out


f_n out ① ② ③ ④










Demonstratie - De soone
mixer 11/1986










156
1/2



17/12/84 PCR.
 Polin
 456583
 (1272)

$$1 \text{ VA} / 8 \Omega$$

$V?$

$$1 \text{ VA} \cdot 8 \frac{\text{V}}{\text{A}}$$

$$= 8 \text{ V}^2$$

$$V = \sqrt{8}$$

Voor 1 Watt out

moet $V_{out} = 2,83 \text{ Volt} - 8V_{pp}$.

2 Watt





$$V_{out} = 4 \text{ Volt} - 11,3V_{pp}$$

3 Watt

$$V_{out} = 4,9 \text{ Volt} - 13,8V_{pp}$$


4 Watt

$$V_{out} = 5,6 \text{ Volt} - 15,$$



ZENDER-II

ULTRASOON PROJEKT



output pressure: ca. 0,5 Pa
at 1 meter

wit 0 2 0 zwart = +pool
 3 n 1
 \bar{p}_{ool}

$$I_{c\max} = \frac{15}{470} = 30 \text{ mA}$$

(bij 15V)


bij 9V: 20 mA max.

$$\begin{array}{r} 15 \\ 00 \\ \hline 150 \\ \hline 1500 \end{array} \quad \begin{array}{r} (470) \\ 0,03 \\ \hline 0,003 \end{array} \quad \begin{array}{r} 8 \\ 90 \\ \hline 900 \\ 0,02 \end{array}$$

Tuin Hildegard

Kunstgras Maandblad:

Viale



13m A 3
15m A 2

VS 1: 8m A

117
104

vleugelvazen 1
(eiken - nekels)

Buitenvelle, Georgia
(Rowe) (percussion)

Wilhelm
Stiller
Walter
Wolfgang

Zonne
Bouwijn

Hildegard
Linn

Ans Elfruvico

Tabak schaadt de gezondheid
Le tabac nuit à la santé
Tabak schädigt die Gesundheit
A.R. K.B. 30.3.81 F.95

120m A 15m A 120m A
37m A 120m A

13 13 8
34 34

120
34
86

SA 71


D

Spelpip : 1 =
3 = wit


1 = rood
2 = oranje


Patches

↳ Patchbay: allows connection between different audio sources.





of.






logotronics 84

EQUITY AND INVESTMENT DECISIONS



frekventiel karakteristiek olijvertrappen.



156
1/4

Werkende koppels.

MC 2 [driver] → Hasberg 0,05 → piezo

OK

TR 2 [receiver] → Hasberg 0,1 → M5

OK

bassig, metalisch, gerommel.
(omkeerbaar systeem)

MC 1 [driver] → zachte veer, loop → piezo

OK

Ø 7 mm.

ca. 1 meter

Drone moniek
(met lege simus
gestuurd)

Galm-veer set (ready-made)

OK

→ als modules-n systeem zeer
goed + VS-driver input

Receivers

Piezo-Quad set

M 1 }
M 2 } origineel Timeframes 2000 Ω

M 3 } reserve " 2000 Ω
M 4 }

→ Bim-box 40dB

GV1B Galm receivers Blauw

GV2B " Blauw

Drivers.

MC 1

uit oude koptelefoon

MC 2

membran gedempt met
silicium.

Vijoonaansluiting:

alleen bruikbaar als drivers.

LS 1

} origineel timeframes 8 Ω 0,1W

LS 2

0,2W

LS 3

} reserve "

LS 4

GV 1

Galmveer drivers Rood

GV 2

Rood

(minijack)

16 Ω

300mW - max.

M 5

TR 1

staallamell-transducers. }

TR 2

" "

} omkeerbaar

3-dim. oscillator
1985/1.


2007

AVANT-GARDE
MUSIC &
CENTRE
MULTI-MEDIA

TLO 82

40106
2240

74 LS 273



+12

IN →



-12V

0V

OUT

AND | Nand


A	B		
1	1	1	0
0	1	0	1
1	0	0	1
0	0	0	0






display kont.
(solderen aan
koper zijde!)


OK

$$0 \cdot 0 \cdot 1 \cdot 0 = 1$$



A	B	
0	0	1
0	1	0
1	0	0
1	1	0







X_2

$$A = L S B$$

$$A = MSB$$

TIL 710
FND 564
TIL 321





Mogelijke problemen
testfase

- * opgelet: Signaal in op de
? 4066's
moet nou op $\frac{V_+}{2}$ lopen!
 \Rightarrow Shift DC level up!
(V_{ee} = grond)

* level van persingen tussen

LATCH & 4066's

\Rightarrow LATCH werkt op 0 + 5 V voeding

LATCH V_{out} stuurt C-Mos Switches
met $V_{out} = 4,5V$ minimaal

? Volstaat dit voor omschakeling?
4066.

als 4066 gevoed wordt met 12 Volt


moet $V_1 \geq 8,4V$	$9V$	$4,5V$
$V_0 \leq 2,4V$	$6,3$	$3,15V$

\Rightarrow 3k3 weerstand verpakken
& Voedingsspanning 4066 verlagen!

T1082 40106




2240 4066

74 LS 373.




- (3-schakelaars)
- 8-bit schakelaars
- 1) XR2240 heeft open collector-outputs
→ evr. met Zenerdiode
|| V_{max} verlagen voor
aanpassing op C-mos schakelaars
($Z = 5\text{V}_0$ bvb.)
- 2) Voedingsspanning C-mos schakelaars (3x)
Verlagen naar ca. 5V
met Zenerdiodes in serie met
de voedingsp. +12 en pin 14.

Aches - Counter - Sequence - Timer



Principle - schema.





Tl082 40106

2240 4066


74LS373

Bestückungsplan
Kreisdiagramm.





40106
of
7414



7414 HC.

$\rightarrow U_{\text{supp.}} \leq \underline{\underline{7V}}$!

4558 +voetje

14P-voetje n. 40106

3 voetjes 4066

5k₁ ||||

0,1μ

DVS

1k //

Zener 5V6

20k

1nF

300pF

500pF

LM 380 8pin.

10k

DVS

3k

MC 14558 BCP

XR 2240 : 4 - 15V

4066 : 0 - ⁽¹²⁾ 15V

±12V. 24V PP

$\rightarrow 20V_{\text{pp}}$ bereik

$$\frac{10V}{\sqrt{2}} = 7V$$

$$0,7 V_{\text{in}} \rightarrow 7 V_{\text{out.}} \quad A_v = 10$$


$$70 \text{ mV}_{\text{in}} \rightarrow " \quad A_v = 100$$

40dB


(M78L X X AC2)


Ingaagsloop:

1. Voor $V_{in} = 0 \text{ dB}$



2. Voor $V_{in} = -34 \text{ dB}$ (15,5 mVolt)






TLO82 40106

2240 4066

74LS373



BINARY PATTERN GENERATION

In astable operation, as shown in Figure 21, the output of the XR-2240 appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 5 which shows the phase relations between the counter outputs. Figure 22 shows some of these complex pulse patterns. The pulse pattern repeats itself at a rate equal to the period of the *highest* counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the *lowest* counter bit connected to the output.




Figure 22. Binary Pulse Patterns Obtained by Shorting Various Counter Outputs




Figure 23. Operation with External Clock

OPERATION WITH EXTERNAL CLOCK

The XR-2240 can be operated with an external clock or time-base, by disabling the internal time-base oscillator and applying the external clock input to pin 14. The recommended circuit connection for this application is shown in Figure 23. The internal time-base can be de-activated by connecting a 1 k Ω resistor from pin 13 to ground. The counters are triggered on the negative-going edges of the external clock pulse. For proper operation, a minimum clock pulse amplitude of 3 volts is required. Minimum external clock pulse width must be $\geq 1 \mu\text{s}$.

For operation with supply voltages of 6V or less, the internal time-base section can be powered down by open-circuiting pin 16 and connecting pin 15 to V⁺. In this configuration, the internal time-base does not draw any current, and the over-all current drain is reduced by ≈ 3 mA.

FREQUENCY SYNTHESIZER

The programmable counter section of XR-2240 can be used to generate 255 discrete frequencies from a given time base setting using the circuit connection of Figure 24. The output of the circuit is a positive pulse train with a pulse width equal to T, and a period equal to (N+1) T where N is the programmed count in the counter.

The modulus N is the *total count* corresponding to the counter outputs connected to the output bus. Thus, for example, if pins 1, 3 and 4 are connected together to the output bus, the total count is: $N=1+4+8=13$; and the period of the output waveform is equal to (N+1) T or 14T. In this manner, 256 different frequencies can be synthesized from a given time-base setting.




Figure 24. Frequency Synthesis from Internal Time-Base

SYNTHESIS WITH HARMONIC LOCKING: The harmonic synchronization property of the XR-2240 time-base can be used to generate a wide number of discrete frequencies from a given input reference frequency. The circuit connection for this application is shown in Figure 25. (See Figures 16 and 17 for external sync waveform and harmonic capture range.) If the time base is synchronized to (m)th harmonic of input frequency where $1 \leq m \leq 10$, as described in the section on "Harmonic Synchronization", the frequency f_O of the output waveform in Figure 25 is related to the input reference frequency f_R as:

$$f_O = f_R \frac{m}{(N+1)}$$

where m is the harmonic number, and N is the programmed counter modulus. For a range of $1 \leq N \leq 255$, the circuit of Figure 25 can produce 1500 separate frequencies from a single fixed reference.

One particular application of the circuit of Figure 25 is generating frequencies which are not harmonically related to a reference input. For example, by choosing the external R-C to set m = 10 and setting N = 5, one can obtain a 100 Hz output frequency synchronized to 60 Hz power line frequency.




Figure 25. Frequency Synthesis by Harmonic Locking to an External Reference

MM54HC373/74HC373

1

Absolute Maximum Ratings (Notes 1 & 2)

Supply Voltage (V_{CC})	-0.5 to +7.0V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	$\pm 20\text{ mA}$
DC Output Current, per pin (I_{OUT})	$\pm 35\text{ mA}$
DC V_{CC} or GND Current, per pin (I_{CC})	$\pm 70\text{ mA}$
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P_D)	500 mW
Lead Temperature (T_L) (Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	2	6	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temperature Range (T_A)			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times (t_r, t_f)			
$V_{CC} = 2.0\text{V}$		1000	ns
$V_{CC} = 4.5\text{V}$		500	ns
$V_{CC} = 6.0\text{V}$		400	ns

DC Electrical Characteristics


Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^\circ\text{C}$		74HC $T_A = -40 \text{ to } 85^\circ\text{C}$	54HC $T_A = -55 \text{ to } 125^\circ\text{C}$	Units
				Typ	Guaranteed Limits			
	Minimum High Level Input Voltage		2.0V	1.5	1.5		1.5	V
			4.5V	3.15	3.15		3.15	V
			6.0V	4.2	4.2		4.2	V
	Maximum Low Level Input Voltage		2.0V	0.3	0.3		0.3	V
			4.5V	0.9	0.9		0.9	V
			6.0V	1.2	1.2		1.2	V
	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 6.0\text{ mA}$ $ I_{OUT} \leq 7.8\text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
			6.0V	5.7	5.48	5.34	5.2	V
	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 6.0\text{ mA}$ $ I_{OUT} \leq 7.8\text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
			6.0V	0.2	0.26	0.33	0.4	V
	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		± 0.1	± 1.0	± 1.0	μA
	Maximum TRI-STATE Output Leakage Current	$V_{IN} = V_{IH}$ or V_{IL} , $OC = V_{IH}$ $V_{OUT} = V_{CC}$ or GND	6.0V		± 0.5	± 5	± 10	μA
	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\text{ }\mu\text{A}$	6.0V		8.0	80	160	μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 0°C to 125°C.

Note 4: For a power supply of 5V $\pm 10\%$ the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5\text{V}$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} and I_{OL}) occur for CMOS at the higher voltage and so the 6.0V values should be used.





MM54HC373/MM74HC373 TRI-STATE® Octal D-Type Latch

General Description

These high speed OCTAL D-TYPE LATCHES utilize microCMOS Technology, 3.5 micron silicon gate P-well CMOS. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the TRI-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

When the LATCH ENABLE input is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE returns high again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.


The 54HC/74HC logic family is speed, function, and pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 18 ns
- Wide operating voltage range: 2 to 6 volts
- Low input current: 1 μ A maximum
- Low quiescent current: 80 μ A maximum (74 series)
- Output drive capability: 15 LS-TTL loads

Connection Diagram

Dual-In-Line Package



Truth Table

Output Control	Latch Enable	Data	373 Output
L	H	H	H
L	H	L	H
L	L	X	Q ₀
H	X	X	Z

H = high level, L = low level

Q₀ = level of output before steady-state input conditions were established.

Z = high impedance

Absolute Maximum Ratings

Supply Voltage, V _{CC}	6.0 V
DC Input Voltage, V _I	0.8 V to 5.2 V
DC Output Voltage, V _O	0.8 V to 5.2 V
Clamp Diode Current, I _{SD}	±15 mA
DC Output Current, I _O	±15 mA
DC V _{CC} or GND Current, I _{CC}	150 mA
Storage Temperature, T _S	-55°C to +125°C
Power Dissipation, P _D	1.0 W
Lead Temperature, T _L	260°C

DC Electrical Characteristics

Symbol	Description
V _{IH}	Minimum Input Voltage
V _{IL}	Maximum Input Voltage
V _{OH}	Minimum Output Voltage
V _{OL}	Maximum Output Voltage
I _{IN}	Maximum Current
I _{OZ}	Maximum STATE Leakage
I _{CC}	Maximum Supply Current

Note 1: Absolute Maximum Ratings

Note 2: Unless otherwise specified.

Note 3: Power Dissipation is limited by junction temperature (100°C to 125°C).

Note 4: For a power supply voltage of 5.0 V, the sum of I_{CC} and I_{OZ} occur for

RINCIPLE OF OPERATION

The timing cycle for the XR-2240 is initiated by applying a positive-going trigger pulse to pin 11. The trigger input actuates the time-base oscillator, enables the counter section, and sets all the counter outputs to "low" state. The time-base oscillator generates timing pulses with its period, T , equal to RC . These clock pulses are counted by the binary counter section. The timing cycle is completed when a positive-going set pulse is applied to pin 10.




Figure 5. Timing Diagram of Output Waveforms

Figure 5 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a trigger input. When the circuit is at reset state, both the time-base and the counter sections are disabled and all the counter outputs are at "high" state.

In most timing applications, one or more of the counter outputs are connected back to the reset terminal, as shown in Figure 6, with S_1 closed. In this manner, the circuit will start timing when a trigger is applied and will automatically reset itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the reset terminal (switch S_1 open), the circuit would operate in its astable or free-running mode, subsequent to a trigger input.




Figure 6. Generalized Circuit Connection for Timing Applications (with S_1 Open for Astable Operations, Closed for Monostable Operations)

PROGRAMMING CAPABILITY

The binary counter outputs (pins 1 through 8) are open-collector type stages and can be shorted together to a common pull-up resistor to form a "wired-or" connection. The combined output will be "low" as long as any one of the outputs is low. In this manner, the time delays associated with each counter output can be *summed* by simply shorting them together to a common output bus as shown in Figure 6. For example, if only pin 6 is connected to the output and the rest left open, the total duration of the timing cycle, T_o , would be $32T$. Similarly, if pins 1, 5, and 6 were shorted to the output bus, the total time delay would be $T_o = (1+16+32) T = 49T$. In this manner, by proper choice of counter terminals connected to the output bus, one can program the timing cycle to be: $1T \leq T_o \leq 255T$, where $T = RC$.

TRIGGER AND RESET CONDITIONS

When power is applied to the XR-2240 with no trigger or reset inputs, the circuit reverts to "reset" state. Once triggered, the circuit is immune to additional trigger inputs, until the timing cycle is completed or a reset input is applied. If both the reset and the trigger controls are activated simultaneously, trigger overrides reset.

DESCRIPTION OF CIRCUIT CONTROLS

COUNTER OUTPUTS (PINS 1 THROUGH 8)

The binary counter outputs are buffered "open-collector" type stages, as shown in Figure 15. Each output is capable of sinking ≈ 5 mA of load current. At reset condition, all the counter outputs are at high or non-conducting state. Subsequent to a trigger input, the outputs change state in accordance with the timing diagram of Figure 5.

The counter outputs can be used individually, or can be connected together in a "wired-or" configuration, as described in the Programming section.

RESET AND TRIGGER INPUTS (PINS 10 AND 11)

The circuit is reset or triggered with positive-going control pulses applied to pins 10 and 11. The threshold level for these controls is approximately two diode drops ($\approx 1.4V$) above ground.

Minimum pulse widths for reset and trigger inputs are shown in Figure 10. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

MODULATION AND SYNC INPUT (PIN 12)

The period T of the time-base oscillator can be modulated by applying a dc voltage to this terminal (see Figure 13). The time-base oscillator can be synchronized to an external clock by applying a sync pulse to pin 12, as shown in Figure 16. Recommended sync pulse widths and amplitudes are also given in the figure.



HARMONIC SYNCHRONIZATION

Time-base can be synchronized with *integer multiples or harmonics* of input sync frequency, by setting the time-base period, T , to be an integer multiple of the sync pulse period, T_s . This can be done by choosing the timing components R and C at pin 13 such that:

$$T = RC = (T_s/m) \text{ where}$$

m is an integer, $1 \leq m \leq 10$.

Figure 17 gives the typical pull-in range for harmonic synchronization, for various values of harmonic modulus, m . For $m < 10$, typical pull-in range is greater than $\pm 4\%$ of time-base frequency.



Circuit Operation:

With reference to Figure 1, the operation of the synthesizer circuit can be briefly explained as follows: The reference input frequency, f_R , is applied to the time-base sync terminal (pin 12) through a 5.1 KΩ series resistance and a coupling capacitor. The recommended waveform for the input frequency, f_R , is a 3 Vpp pulse train with a pulse width in the range of 30% to 80% of the time-base period, T. The multiplication factor M is chosen by the potentiometer R_1 which sets the time-base period T ($T = RC$). If no external reference is used, then M is automatically equal to 1.

The divider modulus, N, is chosen by shorting various counter outputs to a 3K common pull-up resistor. The output waveform is a pulse train with a fixed pulse width, $T = RC$, and a period $T_O = (N + 1)RC$.

The external R-C network between the output and the trigger and reset terminals of the XR-2240 is a non-critical delay network which resets and re-triggers the circuit to maintain a periodic output waveform. For the component values shown

in Figure 1, the circuit can operate with the timing components R and C in the range of:

$$0.005 \mu F \leq C \leq .1 \mu F; 1 K\Omega \leq R \leq 1 M\Omega$$

The XR-2240 is a low-frequency circuit. Therefore, the maximum output frequency is limited to ≈ 200 kHz, by the frequency capability of the internal time base oscillator.

A particularly useful application of the simple synthesizer circuit of Figure 1 is to generate stable clock frequencies which are synchronized to an external reference, such as the 60 Hz line frequency. For example, one can generate a 100 Hz reference synchronized to 60 Hz line frequency simply by setting M = 5 and N = 2 such that:

$$f_O = f_R \frac{M}{1+N} = (60) \frac{5}{1+2} = 100 \text{ Hz}$$

$$\begin{aligned} C &= 10 \text{nF} \\ R &= 470 \text{k} \quad \dots \quad 1 \text{k} \\ RC &= 4.7 \cdot 10^{-3} \quad 10^{-5} \\ \frac{1}{RC} &= 212 \text{ Hz} \quad 100 \text{ kHz} \\ \text{beter: kies } C &= 33 \text{nF} \\ R &= 470 \text{k pot.} \quad \dots \quad 1 \text{k min.} \\ RC &= 0.0155 \quad s \quad 10^{-5} \quad 3.3 \cdot 10^{-5} \\ f_o \quad \frac{1}{RC} &= 64 \text{ Hz} \quad 10^{-5} \quad 30 \text{ kHz.} \end{aligned}$$

Single-Chip Frequency Synthesizer Employing the XR-2240

INTRODUCTION

The XR-2240 monolithic timer/counter contains an 8-bit programmable binary counter and a stable time-base oscillator in a single 16-pin IC package. Although the circuit was originally designed as a long-delay timer capable of generating time delays from microseconds to weeks, it also offers a wide range of other applications beyond simple time-delay generation. One such unique application is its use as a single-chip, frequency synthesizer, where it can generate over 2,500 discrete frequencies from a single reference frequency input.

The operation of the XR-2240 as a frequency synthesizer is possible because of the ability of the circuit to both *multiply* and *divide* the input frequency reference. It can, simultaneously, multiply the input frequency by a factor, "M," and divide it by a factor "N + 1," where both M and N are adjustable integer values. Therefore, the circuit can produce an output frequency, f_O , related to the input reference frequency f_R as:

$$f_O = f_R \cdot \frac{M}{1+N}$$

Figure 1 shows the circuit connection for operating the XR-2240 timer/counter as a self-contained frequency synthesizer. The integer values M and N can be externally adjusted over a broad range:

$$1 \leq M \leq 10 \quad 1 \leq N \leq 255$$

The multiplication factor M is obtained by locking on the harmonics of the input frequency. The division factor N is determined by the pre-programmed count in the binary counter section. The principle of operation of the circuit can be best understood by briefly examining its capabilities for frequency division and multiplication separately.

Frequency Division by (1 + N):

When there is no external reference input, f_R , the time-base oscillator section of the XR-2240 free-runs at its set frequency, f_S ($f_S = 1/RC$), where R and C are the external components at pin 13. The 8-bit binary counter can be programmed to divide the time-base frequency by an integer count, N, and generate an output pulse train whose frequency is:

$$f_O = f_S \cdot \frac{1}{1+N}$$

Frequency Multiplication by "M":

Frequency multiplication is achieved by synchronizing the time-base oscillator with the *harmonics* of the input sync or reference signal. Thus, if the time-base oscillator is made to free-run at "M" times the input frequency, it can be made to synchronize with the "M"th harmonic of the input reference signal. Typical capture range of the circuit is better than $\pm 3\%$, for values of $1 \leq M \leq 10$; and since the time-base is accurate to within $\pm 0.5\%$ of the external R-C setting, lock-up does not present a problem for a given harmonic lock setting.




Figure 1.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 15\text{V}$, unless otherwise specified.

CHARACTERISTICS	XR-082M/XR-083M			XR-082/XR-083			XR-082C/XR-083C XR-082D/XR-083D			UNITS	SYMBOL	CONDITIONS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
Input Offset Voltage		3	6		3	6		5	15	mV	V_{OS}	$R_S = 50\Omega$, $T_A = 25^\circ\text{C}$
			9			9			20	mV	V_{OS}	$R_S = 50\Omega$, $T_A = \text{Full Range}$
Offset Voltage Temp. Coef.		10			10			10		$\mu\text{V}/^\circ\text{C}$	$\Delta V_{OS}/\Delta T$	$R_S = 50\Omega$, $T_A = \text{Full Range}$
Input Bias Current											I_B	$T_A = 25^\circ\text{C}$, Note 3
XR-082C/XR-083C		30	200		30	200				pA		
XR-082D/XR-083D								30	400	pA		
								100	800	pA		
Input Bias Current Over Temp.			50			20			20	nA	I_B	$T_A = \text{Full Range}$
Input Offset Current				5	100		5	100			I_{OS}	$T_A = 25^\circ\text{C}$, Note 3
XR-082C/XR-083C									5	pA		
XR-082D/XR-083D									20	400	pA	
Input Offset Current Over Temp.			20			10			5	nA		$T_A = \text{Full Range}$
Supply Current (per amplifier)		1.4	2.8		1.4	2.8		1.4	2.8	mA	I_{CC}	No Load, No Input Signal
Input Common-Mode Range	± 12			± 12			± 10			V	V_{iCM}	
Voltage Gain	50 25	200		50 25	200		25 15	200		V/mV	A_{VOL}	$R_L \geq 2\text{ k}\Omega$, $V_0 = \pm 10\text{V}$ $T_A = 25^\circ\text{C}$ $T_A = \text{Full Range}$
Max. Output Swing (peak-to-peak)	24 24	27		24 24	27		24 24	27		V	V_{OPP}	$R_L \geq 10\text{ k}\Omega$ $T_A = 25^\circ\text{C}$ $T_A = \text{Full Range}$
Input Resistance		10^{12}			10^{12}			10^{12}		Ω	R_{in}	$T_A = 25^\circ\text{C}$
Unity-Gain Bandwidth		3			3			3		MHz	BW	$T_A = 25^\circ\text{C}$
Common-Mode Rejection	80	86		80	86		70	76		dB	CMRR	$R_S \leq 10\text{ k}\Omega$
Supply-Voltage Rejection	80	86		80	86		70	76		dB	PSRR	
Channel Separation		120			120			120		dB		$A_V = 100$, Freq. = 1 kHz
Slew Rate		13			13			13		$\text{V}/\mu\text{s}$	dV_{out}/dt	$A_V = 1$, $R_L = 2\text{ k}\Omega$ $C_L = 100\text{ pF}$, $V_I = 10\text{V}$
Rise Time Overshoot		0.1 10			0.1 10			0.1 10		μsec %	t_r t_o	$A_V = 1$, $R_L = 2\text{ k}\Omega$ $C_L = 100\text{ pF}$, $V_I = 20\text{ mV}$
Equivalent Input Noise Voltage		20			20			20		$\text{nV}/\sqrt{\text{Hz}}$	e_n	$R_S = 100\Omega$ $f = 1\text{ kHz}$

Note 1: For Supply Voltage less than $\pm 15\text{V}$, the absolute maximum input voltage is equal to the supply voltage.

Note 2: The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

Note 3: XR-082C/XR-083C and XR-082D/XR-083D differ only in their Input Bias Current and Input Offset Current specifications.

XR-082/083

Dual BIFET Operational Amplifiers

GENERAL DESCRIPTION – ADVANCE INFORMATION

The XR-082/XR-083 family of junction FET input dual operational amplifiers are designed to offer higher performance than conventional bipolar op-amps. Each amplifier features high slew-rate, low input bias and offset currents, and low offset voltage drift with temperature. These operational amplifier circuits are fabricated using ion-implantation technology which combines well-matched junction FETs and high-performance bipolar transistors on the same monolithic chip.

The XR-082 family of dual BIFET op-amps are packaged in 8-pin dual-in-line packages. The XR-083 family of op-amps offer independent offset adjustment for each of the individual op-amps on the same chip, and are available in 14-pin dual-in-line packages.

FEATURES

- Direct Replacement for TL082/TL083 (See Chart)
- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- High Input Impedance . . . FET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew-Rate . . . 13 V/ μ s, Typical

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	$\pm 18\text{V}$
Differential Input Voltage	$\pm 30\text{V}$
Input Voltage Range (Note 1)	$\pm 15\text{V}$
Output Short-Circuit Duration (Note 2)	Indefinite
Package Power Dissipation:	
Plastic Package	625 mW
Derate Above $T_A = +25^\circ\text{C}$	5.0 mW/ $^\circ\text{C}$
Ceramic Package	750 mW
Derate Above $T_A = +25^\circ\text{C}$	6.0 mW/ $^\circ\text{C}$
Storage Temperature Range	-65°C to +150°C

AVAILABLE TYPES


Exar Part Number	Texas Instruments Equivalent
XR-082M/XR-083M	TL-082M/TL-083M
XR-082/XR-083	TL-082AI/TL-083AI
XR-082C/XR-083C	TL-082C/TL-083C
XR-082D/DX-083D	



Part Number	Package	Operating Temperature
XR-082M/XR-083M	Ceramic	-55°C to +125°C
XR-082N/XR-083N	Ceramic	-25°C to +85°C
XR-082P/XR-083P	Plastic	-25°C to +85°C
XR-082CN/XR-083CN	Ceramic	0°C to +75°C
XR-082CP/XR-083CP	Plastic	0°C to +75°C
XR-082DN/XR-083DN	Ceramic	0°C to +75°C
XR-082DP/XR-083DP	Plastic	0°C to +75°C

EQUIVALENT SCHEMATIC




FUNCTIONAL BLOCK DIAGRAM





(3-8124)

8124 - detail



212

↑ N

-12V

0V

OUT